

# 1.5A, Low-Voltage, Low Quiescent Current LDO Regulator

#### Features

- · Passes Automotive AEC-Q100 Reliability Testing
- 1.5A Output Current Capability
- Input Operating Voltage Range: 2.3V to 6.0V
- Adjustable Output Voltage Range: 0.8V to 5.0V (MCP1827 only)
- Standard Fixed Output Voltages:
- 0.8V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V
- Other Fixed Output Voltage Options Available
   Upon Request
- Low Dropout Voltage: 330 mV Typical at 1.5A
- Typical Output Voltage Tolerance: 0.5%
- Stable with 1.0 µF Ceramic Output Capacitor
- Fast response to Load Transients
- Low Supply Current: 120 µA (typ)
- Low Shutdown Supply Current: 0.1 µA (typ) (MCP1827 only)
- Fixed Delay on Power Good Output (MCP1827 only)
- Short Circuit Current Limiting and Overtemperature Protection
- 5-Lead Plastic DDPAK, 5-Lead TO-220 Package Options (MCP1827)
- 3-Lead Plastic DDPAK, 3-Lead TO-220 Package Options (MCP1827S)

#### Applications

- High-Speed Driver Chipset Power
- · Networking Backplane Cards
- Notebook Computers
- · Network Interface Cards
- · Palmtop Computers
- 2.5V to 1.XV Regulators

#### Description

The MCP1827/MCP1827S is a 1.5A Low Dropout (LDO) linear regulator that provides high current and low output voltages. The MCP1827 comes in a fixed or adjustable output voltage version, with an output voltage range of 0.8V to 5.0V. The 1.5A output current capability, combined with the low output voltage capability, make the MCP1827 a good choice for new sub-1.8V output voltage LDO applications that have high current demands. The MCP1827S is a 3-pin fixed voltage version. The MCP1827/MCP1827S is based upon the MCP1727 LDO device.


The MCP1827/MCP1827S is stable using ceramic output capacitors that inherently provide lower output noise and reduce the size and cost of the entire regulator solution. Only 1  $\mu$ F of output capacitance is needed to stabilize the LDO.

Using CMOS construction, the quiescent current consumed by the MCP1827/MCP1827S is typically less than 120  $\mu$ A over the entire input voltage range, making it attractive for portable computing applications that demand high output current. The MCP1827 versions have a Shutdown (SHDN) pin. When shut down, the quiescent current is reduced to less than 0.1  $\mu$ A.


On the MCP1827 fixed output versions the scaleddown output voltage is internally monitored and a power good (PWRGD) output is provided when the output is within 92% of regulation (typical). The PWRGD delay is internally fixed at 200 µs (typical).


The overtemperature and short circuit current-limiting provide additional protection for the LDO during system Fault conditions.

### Package Types




### **Typical Application**






Functional Block Diagram – Adjustable Output

### Functional Block Diagram – Fixed Output (5-pin)





Functional Block Diagram – Fixed Output (3-Pin)

# 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings<sup>†</sup>

| V <sub>IN</sub>               |                    |    |          | 6.5V                              |
|-------------------------------|--------------------|----|----------|-----------------------------------|
| Maximum Voltage on Any Pin .  |                    |    | (GND – 0 | 0.3V) to (V <sub>DD</sub> + 0.3)V |
| Maximum Power Dissipation     |                    |    | Intern   | ally-Limited (Note 6)             |
| Output Short Circuit Duration |                    |    |          | Continuous                        |
| Storage temperature           |                    |    |          | 65°C to +150°C                    |
| Maximum Junction Temperatu    | re, T <sub>J</sub> |    |          | +150°C                            |
| MM                            |                    | on |          | ± 300V                            |

**†** Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Note 1:** Testing was performed per AEC-Q100 standard. ESD CDM was tested on the 5L SOT-223 package. For additional information please contact your local Microchip sales office.

| <b>Electrical Specifications:</b> Unless otherwise noted, $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ <b>Note 1</b> , $V_R$ =1.8V for Adjustable Output, $I_{OUT} = 1 \text{ mA}$ , $C_{IN} = C_{OUT} = 4.7 \mu \text{F}$ (X7R Ceramic), $T_A = +25^{\circ}\text{C}$ . <b>Boldface</b> type applies for junction temperatures, $T_J$ (Note 7) of -40°C to +125°C |   |      |      |      |       |   |  |  |
|---|---|------|------|------|-------|---|--|--|
| Parameters  | Sym.  | Min. | Тур. | Max. | Units | Conditions  |  |  |
| Input Operating Voltage   | V <sub>IN</sub>   | 2.3  |      | 6.0  | V     |   |  |  |
| Input Quiescent Current   | Ι <sub>q</sub>  | _    | 120  | 220  | μA    | I <sub>L</sub> = 0 mA,<br>V <sub>OUT</sub> = 0.8V to 5.0V           |  |  |
| Input Quiescent Current for SHDN Mode   | ISHDN   | _    | 0.1  | 3    | μA    | SHDN = GND  |  |  |
| Maximum Output Current  | I <sub>OUT</sub>  | 1.5  | —    | _    | A     | $V_{IN} = 2.3V \text{ to } 6.0V$<br>$V_{R} = 0.8V \text{ to } 5.0V$ |  |  |
| Line Regulation   | ΔV <sub>OUT</sub> /<br>(V <sub>OUT</sub> x ΔV <sub>IN</sub> ) | _    | 0.05 | 0.16 | %/V   | (Note 1) $\leq V_{IN} \leq 6V$                                      |  |  |
| Load Regulation   | $\Delta V_{OUT}/V_{OUT}$                                      | -1.0 | ±0.5 | 1.0  | %     | I <sub>OUT</sub> = 1 mA to 1.5A<br>(Note 4)                         |  |  |
| Output Short Circuit Current  | I <sub>OUT SC</sub>   | _    | 2.2  | _    | А     | $R_{LOAD} < 0.1\Omega$ , Peak Current                               |  |  |

# **AC/DC CHARACTERISTICS**

Note 1: The minimum V<sub>IN</sub> must meet two conditions:  $V_{IN} \ge 2.3V$  and  $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ .

- 2:  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output voltage for the adjustable cases.  $V_R = V_{ADJ} * ((R_1/R_2)+1)$ . Figure 4-1.
- 3: TCV<sub>OUT</sub> = (V<sub>OUT-HIGH</sub> V<sub>OUT-LOW</sub>) \*10<sup>6</sup> / (V<sub>R</sub> \* ΔTemperature). V<sub>OUT-HIGH</sub> is the highest voltage measured over the temperature range. V<sub>OUT-LOW</sub> is the lowest voltage measured over the temperature range.
- 4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
- 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of  $V_{IN} = V_{OUTMAX} + V_{DROPOUT(MAX)}$ .
- 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
- 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

# AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$  **Note 1**,  $V_R$ =1.8V for Adjustable Output,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 4.7 \mu F$  (X7R Ceramic),  $T_A = +25^{\circ}C$ . **Boldface** type applies for junction temperatures,  $T_J$  (Note 7) of -40°C to +125°C

| Parameters                                     | Sym.                              | Min.                  | Тур.                    | Max.                  | Units             | Conditions  |
|--|-----------------------------------|-----------------------|-------------------------|-----------------------|-------------------|---|
| Adjust Pin Characteristics (Adj                | ustable Output O                  | nly)                  |                         |                       |                   |   |
| Adjust Pin Reference Voltage                   | V <sub>ADJ</sub>                  | 0.402                 | 0.410                   | 0.418                 | V                 | $V_{IN}$ = 2.3V to $V_{IN}$ = 6.0V,<br>$I_{OUT}$ = 1 mA                                 |
| Adjust Pin Leakage Current                     | I <sub>ADJ</sub>                  | -10                   | ±0.01                   | +10                   | nA                | $V_{IN}$ = 6.0V, $V_{ADJ}$ = 0V to 6V   |
| Adjust Temperature Coefficient                 | TCV <sub>OUT</sub>                | _                     | 40                      | _                     | ppm/°C            | Note 3  |
| Fixed-Output Characteristics (F                | ixed Output Only                  | ()                    |                         |                       |                   |   |
| Voltage Regulation                             | V <sub>OUT</sub>                  | V <sub>R</sub> - 2.5% | V <sub>R</sub><br>±0.5% | V <sub>R</sub> + 2.5% | V                 | Note 2  |
| Dropout Characteristics                        |                                   |                       |                         |                       |                   |   |
| Dropout Voltage                                | V <sub>IN</sub> -V <sub>OUT</sub> | —                     | 330                     | 600                   | mV                | Note 5, I <sub>OUT</sub> = 1.5A,<br>V <sub>IN(MIN)</sub> = 2.3V                         |
| Power Good Characteristics                     |                                   |                       |                         |                       |                   |   |
| PWRGD Input Voltage Operat-                    | V <sub>PWRGD_VIN</sub>            | 1.0                   |                         | 6.0                   | V                 | T <sub>A</sub> = +25°C  |
| ing Range                                      |                                   | 1.2                   | —                       | 6.0                   |                   | $T_A = -40^{\circ}C$ to $+125^{\circ}C$   |
|  |                                   |                       |                         |                       |                   | For V <sub>IN</sub> < 2.3V, I <sub>SINK</sub> = 100 $\mu$ A                             |
| PWRGD Threshold Voltage                        | V <sub>PWRGD_TH</sub>             |                       |                         |                       | %V <sub>OUT</sub> | Falling Edge  |
| (Referenced to V <sub>OUT</sub> )              |                                   | 89                    | 92                      | 95                    |                   | V <sub>OUT</sub> < 2.5V Fixed, V <sub>OUT</sub> = Adj                                   |
|  |                                   | 90                    | 92                      | 94                    |                   | V <sub>OUT</sub> >= 2.5V Fixed  |
| PWRGD Threshold Hysteresis                     | V <sub>PWRGD_HYS</sub>            | 1.0                   | 2.0                     | 3.0                   | %V <sub>OUT</sub> |   |
| PWRGD Output Voltage Low                       | V <sub>PWRGD_L</sub>              | _                     | 0.2                     | 0.4                   | V                 | I <sub>PWRGD SINK</sub> = 1.2 mA,<br>ADJ = 0V   |
| PWRGD Leakage                                  | P <sub>WRGD_LK</sub>              | —                     | 1                       | _                     | nA                | $V_{PWRGD} = V_{IN} = 6.0V$   |
| PWRGD Time Delay                               | T <sub>PG</sub>                   | —                     | 200                     | _                     | μs                | Rising Edge $R_{PULLUP} = 10 \text{ k}\Omega$   |
| Detect Threshold to PWRGD<br>Active Time Delay | T <sub>VDET-PWRGD</sub>           | —                     | 200                     | —                     | μs                | $V_{ADJ}$ or $V_{OUT} = V_{PWRGD_TH} + 20 \text{ mV}$ to $V_{PWRGD_TH} - 20 \text{ mV}$ |
| Shutdown Input                                 |                                   |                       |                         |                       |                   |   |
| Logic High Input                               | V <sub>SHDN-HIGH</sub>            | 45                    |                         |                       | %V <sub>IN</sub>  | V <sub>IN</sub> = 2.3V to 6.0V  |
| Logic Low Input                                | V <sub>SHDN-LOW</sub>             |                       |                         | 15                    | %V <sub>IN</sub>  | V <sub>IN</sub> = 2.3V to 6.0V  |
| SHDN Input Leakage Current                     | SHDNILK                           | -0.1                  | ±0.001                  | +0.1                  | μA                | $V_{IN} = 6V, \overline{SHDN} = V_{IN},$<br>SHDN = GND                                  |

#### AC Performance

The minimum V\_{IN} must meet two conditions: V\_{IN}  $\geq$  2.3V and V\_{IN}  $\geq$  V\_{OUT(MAX)} + V\_{DROPOUT(MAX).} Note 1:

- 2:  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R$  = 1.2V, 1.8V, etc.  $V_R$  is the desired set point output
- voltage for the adjustable cases.  $V_R = V_{ADJ} * ((R_1/R_2)+1)$ . Figure 4-1. TCV<sub>OUT</sub> =  $(V_{OUT-HIGH} V_{OUT-LOW}) *10^6 / (V_R * \Delta Temperature)$ .  $V_{OUT-HIGH}$  is the highest voltage measured over the 3: temperature range.  $V_{\text{OUT-LOW}}$  is the lowest voltage measured over the temperature range.
- 4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
- 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of  $V_{IN} = V_{OUTMAX} + V_{DROPOUT(MAX)}$ .
- 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
- 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

# AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$  **Note 1**,  $V_R$ =1.8V for Adjustable Output,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 4.7 \mu \text{F}$  (X7R Ceramic),  $T_A = +25^{\circ}\text{C}$ . **Boldface** type applies for junction temperatures,  $T_J$  (Note 7) of -40°C to +125°C

| Parameters                             | Sym.            | Min. | Тур. | Max. | Units  | Conditions   |
|--|-----------------|------|------|------|--------|--|
| Output Delay From SHDN                 | T <sub>OR</sub> |      | 100  |      | μs     | $\overline{\text{SHDN}}$ = GND to V <sub>IN</sub><br>V <sub>OUT</sub> = GND to 95% V <sub>R</sub>                                |
| Output Noise                           | e <sub>N</sub>  | _    | 2.0  | _    | µV/√Hz | $I_{OUT}$ = 200 mA, f = 1 kHz, C <sub>OUT</sub> = 10 $\mu F$ (X7R Ceramic), V <sub>OUT</sub> = 2.5V                              |
| Power Supply Ripple Rejection<br>Ratio | PSRR            | _    | 60   | _    | dB     | f = 100 Hz, C <sub>OUT</sub> = 10 μF,<br>I <sub>OUT</sub> = 10 mA,<br>V <sub>INAC</sub> = 30 mV pk-pk,<br>C <sub>IN</sub> = 0 μF |
| Thermal Shutdown Temperature           | T <sub>SD</sub> | _    | 150  | _    | °C     | I <sub>OUT</sub> = 100 μA, V <sub>OUT</sub> = 1.8V,<br>V <sub>IN</sub> = 2.8V  |
| Thermal Shutdown Hysteresis            | $\Delta T_{SD}$ | _    | 10   | _    | °C     | I <sub>OUT</sub> = 100 μA, V <sub>OUT</sub> = 1.8V,<br>V <sub>IN</sub> = 2.8V  |

Note 1: The minimum  $V_{IN}$  must meet two conditions:  $V_{IN} \ge 2.3V$  and  $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ .

- 2:  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output voltage for the adjustable cases.  $V_R = V_{ADJ} * ((R_1/R_2)+1)$ . Figure 4-1.
- 3: TCV<sub>OUT</sub> = (V<sub>OUT-HIGH</sub> V<sub>OUT-LOW</sub>) \*10<sup>6</sup> / (V<sub>R</sub> \*  $\Delta$ Temperature). V<sub>OUT-HIGH</sub> is the highest voltage measured over the temperature range. V<sub>OUT-LOW</sub> is the lowest voltage measured over the temperature range.
- 4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
- 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of  $V_{IN} = V_{OUTMAX} + V_{DROPOUT(MAX)}$ .
- 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
- 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

# **TEMPERATURE SPECIFICATIONS**

| Electrical Specifications: Unless otherwise indicated, all limits apply for V <sub>IN</sub> = 2.3V to 6.0V. |                |      |      |      |       |                             |  |
|---|----------------|------|------|------|-------|-----------------------------|--|
| Parameters  | Sym.           | Min. | Тур. | Max. | Units | Conditions                  |  |
| Temperature Ranges  |                |      |      |      |       |                             |  |
| Operating Junction Temperature<br>Range   | Τ <sub>J</sub> | -40  | _    | +125 | °C    | Steady State                |  |
| Maximum Junction Temperature  | ΤJ             | —    | —    | +150 | °C    | Transient                   |  |
| Storage Temperature Range   | Τ <sub>Α</sub> | -65  | —    | +150 | °C    |                             |  |
| Thermal Package Resistances   |                |      |      |      |       |                             |  |
| Thermal Resistance, 5LD DDPAK   | $\theta_{JA}$  | —    | 31.2 | _    | °C/W  | 4-Layer JC51 Standard Board |  |
| Thermal Resistance, 3LD DDPAK   | $\theta_{JA}$  | _    | 31.4 | _    | °C/W  | 4-Layer JC51 Standard Board |  |
| Thermal Resistance, 5LD TO-220  | $\theta_{JA}$  | _    | 29.3 | _    | °C/W  | 4-Layer JC51 Standard Board |  |
| Thermal Resistance, 3LD TO-220  | $\theta_{JA}$  | _    | 29.4 |      | °C/W  | 4-Layer JC51 Standard Board |  |

# 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated, V<sub>OUT</sub> = 1.8V (Adjustable), V<sub>IN</sub> = 2.8V, C<sub>OUT</sub> = 4.7 μF Ceramic (X7R), C<sub>IN</sub> = 4.7 μF Ceramic (X7R), I<sub>OUT</sub> = 1 mA, Temperature = +25°C, V<sub>IN</sub> = V<sub>OUT</sub> + 0.6V, R<sub>PWRGD</sub> = 10 kΩ To V<sub>IN</sub>.

**Note**: Junction Temperature  $(T_J)$  is approximated by soaking the device under test to an ambient temperature equal to the desired Junction temperature. The test time is small enough such that the rise in Junction temperature over the Ambient temperature is not significant.




FIGURE 2-1: Quiescent Current vs. Input Voltage (1.2V Adjustable).







FIGURE 2-2: Ground Current vs. Load Current (1.2V Adjustable).



**FIGURE 2-3:** Quiescent Current vs. Junction Temperature (1.2V Adjustable).



**FIGURE 2-4:** Line Regulation vs. Temperature (1.2V Adjustable).



**FIGURE 2-5:** Load Regulation vs. Temperature (Adjustable Version).





FIGURE 2-6: Temperature.

Adjust Pin Voltage vs.

**Note:** Unless otherwise indicated,  $V_{OUT}$  = 1.8V (Adjustable),  $V_{IN}$  = 2.8V,  $C_{OUT}$  = 4.7 µF Ceramic (X7R),  $C_{IN}$  = 4.7 µF Ceramic (X7R),  $I_{OUT}$  = 1 mA, Temperature = +25°C,  $V_{IN}$  =  $V_{OUT}$  + 0.6V,  $R_{PWRGD}$  = 10 k $\Omega$  To  $V_{IN}$ .



**FIGURE 2-7:** Dropout Voltage vs. Load Current (Adjustable Version).





FIGURE 2-8: Dropout Voltage vs. Temperature (Adjustable Version).



**FIGURE 2-9:** Power Good (PWRGD) Time Delay vs. Temperature (Adjustable Version).




FIGURE 2-10: Quiescent Current vs. Input Voltage (0.8V Fixed).




FIGURE 2-11: Quiescent Current vs. Input Voltage (2.5V Fixed).





FIGURE 2-12: Grou

Ground Current vs. Load










FIGURE 2-14:


I<sub>SHDN</sub> vs. Temperature.




**FIGURE 2-15:** Line Regulation vs. Temperature (0.8V Fixed).



**FIGURE 2-16:** Line Regulation vs. Temperature (2.5V Fixed).



**FIGURE 2-17:** Load Regulation vs. Temperature (V<sub>OUT</sub> < 2.5V Fixed).



**FIGURE 2-18:** Load Regulation vs. Temperature ( $V_{OUT} \ge 2.5V$  Fixed).

**Note:** Unless otherwise indicated,  $V_{OUT}$  = 1.8V (Adjustable),  $V_{IN}$  = 2.8V,  $C_{OUT}$  = 4.7 µF Ceramic (X7R),  $C_{IN}$  = 4.7 µF Ceramic (X7R),  $I_{OUT}$  = 1 mA, Temperature = +25°C,  $V_{IN}$  =  $V_{OUT}$  + 0.6V,  $R_{PWRGD}$  = 10 k $\Omega$  To  $V_{IN}$ .




FIGURE 2-19: Dropout Voltage vs. Load Current.




FIGURE 2-20: Dropout Voltage vs. Temperature.




FIGURE 2-21: Short Circuit Current vs. Input Voltage.






FIGURE 2-22: Output Noise Voltage Density vs. Frequency.




**FIGURE 2-23:** Power Supply Ripple Rejection (PSRR) vs. Frequency (V<sub>OUT</sub> = 1.2V Adj.).




**FIGURE 2-24:** Power Supply Ripple Rejection (PSRR) vs. Frequency (V<sub>OUT</sub> = 1.2V Adj.).

Note: Unless otherwise indicated, V<sub>OUT</sub> = 1.8V (Adjustable), V<sub>IN</sub> = 2.8V, C<sub>OUT</sub> = 4.7 μF Ceramic (X7R), C<sub>IN</sub> = 4.7 μF


Ceramic (X7R),  $I_{OUT}$  = 1 mA, Temperature = +25°C,  $V_{IN}$  =  $V_{OUT}$  + 0.6V,  $R_{PWRGD}$  = 10 k $\Omega$  To  $V_{IN}$ .



**FIGURE 2-25:** Power Supply Ripple Rejection (PSRR) vs. Frequency (V<sub>OUT</sub> = 3.3V Fixed).




**FIGURE 2-26:** Power Supply Ripple Rejection (PSRR) vs. Frequency (V<sub>OUT</sub> = 3.3V Fixed).




**FIGURE 2-27:** 


2.5V (Adj.) Startup from V<sub>IN</sub>.



**FIGURE 2-28:** 2.5V (Adj.) Startup from Shutdown.



**FIGURE 2-29:** Power Good (PWRGD) Timing.



**FIGURE 2-30:** 

Dynamic Line Response

(3.3V Fixed).

**Note:** Unless otherwise indicated,  $V_{OUT}$  = 1.8V (Adjustable),  $V_{IN}$  = 2.8V,  $C_{OUT}$  = 4.7 µF Ceramic (X7R),  $C_{IN}$  = 4.7 µF Ceramic (X7R),  $I_{OUT}$  = 1 mA, Temperature = +25°C,  $V_{IN}$  =  $V_{OUT}$  + 0.6V,  $R_{PWRGD}$  = 10 k $\Omega$  To  $V_{IN}$ .




FIGURE 2-31: Dynamic Load Response (3.3V Fixed, 10 mA to 1500 mA).




FIGURE 2-32: Dynamic Load Response (3.3V Fixed, 100 mA to 1500 mA).

# 3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

| 3-Pin Fixed<br>Output | 5-Pin Fixed<br>Output | Adjustable<br>Output | Name             | Description                                   |
|-----------------------|-----------------------|----------------------|------------------|---|
|                       | 1                     | 1                    | SHDN             | Shutdown Control Input (active-low)           |
| 1                     | 2                     | 2                    | V <sub>IN</sub>  | Input Voltage Supply                          |
| 2                     | 3                     | 3                    | GND              | Ground  |
| 3                     | 4                     | 4                    | V <sub>OUT</sub> | Regulated Output Voltage                      |
| —                     | 5                     | —                    | PWRGD            | Power Good Output                             |
| _                     | _                     | 5                    | ADJ              | Voltage Adjust/Sense Input                    |
| Pad                   | Pad                   | Pad                  | EP               | Exposed Pad of the Package (ground potential) |

#### TABLE 3-1: PIN FUNCTION TABLE

# 3.1 Input Voltage Supply (V<sub>IN</sub>)

Connect the unregulated or regulated input voltage source to  $V_{IN}$ . If the input voltage source is located several inches away from the LDO, or the input source is a battery, it is recommended that an input capacitor be used. A typical input capacitance value of 1  $\mu$ F to 10  $\mu$ F should be sufficient for most applications.

# 3.2 Shutdown Control Input (SHDN)

The  $\overline{SHDN}$  input is used to turn the LDO output voltage on and off. When the  $\overline{SHDN}$  input is at a logic-high level, the LDO output voltage is enabled. When the  $\overline{SHDN}$  input is pulled to a logic-low level, the LDO output voltage is disabled. When the  $\overline{SHDN}$  input is pulled low, the PWRGD output also goes low and the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.1 µA.

# 3.3 Ground (GND)

Connect the GND pin of the LDO to a quiet circuit ground. This will help the LDO power supply rejection ratio and noise performance. The ground pin of the LDO only conducts the quiescent current of the LDO (typically 120  $\mu$ A), so a heavy trace is not required. For applications have switching or noisy inputs tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

# 3.4 Power Good Output (PWRGD)

The PWRGD output is an open-drain output used to indicate when the LDO output voltage is within 92% (typically) of its nominal regulation value. The PWRGD threshold has a typical hysteresis value of 2%. The PWRGD output is delayed by 200  $\mu$ s (typical) from the time the LDO output is within 92% + 3% (max hysteresis) of the regulated output value on power-up. This delay time is internally fixed.

# 3.5 Output Voltage Adjust Input (ADJ)

For adjustable applications, the output voltage is connected to the ADJ input through a resistor divider that sets the output voltage regulation value. This provides the user the capability to set the output voltage to any value they desire within the 0.8V to 5.0V range of the device.

# 3.6 Regulated Output Voltage (V<sub>OUT</sub>)

The V<sub>OUT</sub> pin is the regulated output voltage of the LDO. A minimum output capacitance of 1.0  $\mu$ F is required for LDO stability. The MCP1827/MCP1827S is stable with ceramic, tantalum and aluminum-electrolytic capacitors. See **Section 4.3 "Output Capacitor"** for output capacitor selection guidance.

# 3.7 Exposed Pad (EP)

The DDPAK and TO-220 package have an exposed tab on the package. A heat sink may be mount to the tab to aid in the removal of heat from the package during operation. The exposed tab is at the ground potential of the LDO.

# 4.0 DEVICE OVERVIEW

The MCP1827/MCP1827S is a high output current, Low Dropout (LDO) voltage regulator. The low dropout voltage of 330 mV typical at 1.5A of current makes it ideal for battery-powered applications. Unlike other high output current LDOs, the MCP1827/MCP1827S only draws a maximum of 220 µA of quiescent current. The MCP1827 has a shutdown control input and a power good output.

## 4.1 LDO Output Voltage

The 5-pin MCP1827 LDO is available with either a fixed output voltage or an adjustable output voltage. The output voltage range is 0.8V to 5.0V for both versions. The 3-pin MCP1827S LDO is available as a fixed voltage device.


#### 4.1.1 ADJUST INPUT

The adjustable version of the MCP1827 uses the ADJ pin (pin 5) to get the output voltage feedback for output voltage regulation. This allows the user to set the output voltage of the device with two external resistors. The nominal voltage for ADJ is 0.41V.

Figure 4-1 shows the adjustable version of the MCP1827. Resistors  $R_1$  and  $R_2$  form the resistor divider network necessary to set the output voltage. With this configuration, the equation for setting  $V_{OUT}$  is:

#### EQUATION 4-1:

|                  | $V_{c}$ | $OUT = V_{ADJ} \left( \frac{R_1 + R_2}{R_2} \right)$ |
|------------------|---------|--|
| Where:           |         | 2  |
| V <sub>OUT</sub> | =       | LDO Output Voltage                                   |
| $V_{ADJ}$        | =       | ADJ Pin Voltage<br>(typically 0.41V)                 |



# FIGURE 4-1: Typical Adjustable Output Voltage Application Circuit.

The allowable resistance value range for resistor R<sub>2</sub> is from 10 k $\Omega$  to 200 k $\Omega$ . Solving the equation for R<sub>1</sub> yields the following equation:

#### **EQUATION 4-2:**

Where:

V<sub>OUT</sub> V<sub>ADJ</sub>

J = ADJ Pin Voltage (typically 0.41V)

=

### 4.2 Output Current and Current Limiting

 $R_1 = R_2 \left( \frac{V_{OUT} - V_{ADJ}}{V_{ADJ}} \right)$ 

LDO Output Voltage

The MCP1827/MCP1827S LDO is tested and ensured to supply a minimum of 1.5A of output current. The MCP1827/MCP1827S has no minimum output load, so the output load current can go to 0 mA and the LDO will continue to regulate the output voltage to within tolerance.

The MCP1827/MCP1827S also incorporates an output current limit. If the output voltage falls below 0.7V due to an overload condition (usually represents a shorted load condition), the output current is limited to 2.2A (typical). If the overload condition is a soft overload, the MCP1827/MCP1827S will supply higher load currents of up to 3A. The MCP1827/MCP1827S should not be operated in this condition continuously as it may result in failure of the device. However, this does allow for device usage in applications that have higher pulsed load currents having an average output current value of 1.5A or less.

Output overload conditions may also result in an overtemperature shutdown of the device. If the junction temperature rises above 150°C, the LDO will shut down the output voltage. See **Section 4.8 "Overtemperature Protection**" for more information on overtemperature shutdown.

# 4.3 Output Capacitor

The MCP1827/MCP1827S requires a minimum output capacitance of 1  $\mu$ F for output voltage stability. Ceramic capacitors are recommended because of their size, cost and environmental robustness qualities.

Aluminum-electrolytic and tantalum capacitors can be used on the LDO output as well. The Equivalent Series Resistance (ESR) of the electrolytic output capacitor must be no greater than 1 ohm. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable ESR range required. A typical 1  $\mu$ F X7R 0805 capacitor has an ESR of 50 milli-ohms. Larger LDO output capacitors can be used with the MCP1827/MCP1827S to improve dynamic performance and power supply ripple rejection. A maximum of 22  $\mu$ F is recommended. Aluminum-electrolytic capacitors are not recommended for low-temperature applications of  $\leq 25^{\circ}$ C.

# 4.4 Input Capacitor

Low input source impedance is necessary for the LDO output to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of  $1.0 \ \mu\text{F}$  to  $4.7 \ \mu\text{F}$  is recommended for most applications.

For applications that have output step load requirements, the input capacitance of the LDO is very important. The input capacitance provides the LDO with a good local low-impedance source to pull the transient currents from in order to respond quickly to the output load step. For good step response performance, the input capacitor should be of equivalent (or higher) value than the output capacitor. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will also help reduce any high-frequency noise on the input and output of the LDO and reduce the effects of any inductance that exists between the input source voltage and the input capacitance of the LDO.

# 4.5 Power Good Output (PWRGD)

The PWRGD output is used to indicate when the output voltage of the LDO is within 92% (typical value, see **Section 1.0 "Electrical Characteristics"** for Minimum and Maximum specifications) of its nominal regulation value.

As the output voltage of the LDO rises, the PWRGD output will be held low until the output voltage has exceeded the power good threshold plus the hysteresis value. Once this threshold has been exceeded, the power good time delay is started (shown as  $T_{PG}$  in the Electrical Characteristics table). The power good time delay is fixed at 200 µs (typical). After the time delay period, the PWRGD output will go high, indicating that the output voltage is stable and within regulation limits.

If the output voltage of the LDO falls below the power good threshold, the power good output will transition low. The power good circuitry has a 170  $\mu$ s delay when detecting a falling output voltage, which helps to increase noise immunity of the power good output and avoid false triggering of the power good output during fast output transients. See Figure 4-2 for power good timing characteristics.

When the LDO is put into Shutdown mode using the SHDN input, the power good output is pulled low immediately, indicating that the output voltage will be out of regulation. The timing diagram for the power good output when using the shutdown input is shown in Figure 4-3.

The power good output is an open-drain output that can be pulled up to any voltage that is equal to or less than the LDO input voltage. This output is capable of sinking  $1.2 \text{ mA} (V_{PWRGD} < 0.4 \text{V} \text{ maximum}).$ 




FIGURE 4-2: Power Good Timing.




FIGURE 4-3: Power Good Timing from Shutdown.

# 4.6 Shutdown Input (SHDN)

The SHDN input is an active-low input signal that turns the LDO on and off. The SHDN threshold is a percentage of the input voltage. The typical value of this shutdown threshold is 30% of V<sub>IN</sub>, with minimum and maximum limits over the entire operating temperature range of 45% and 15%, respectively.

The  $\overline{SHDN}$  input will ignore low-going pulses (pulses meant to shut down the LDO) that are up to 400 ns in pulse width. If the shutdown input is pulled low for more than 400 ns, the LDO will enter Shutdown mode. This small bit of filtering helps to reject any system noise spikes on the shutdown input signal.

On the rising edge of the SHDN input, the shutdown circuitry has a 30  $\mu$ s delay before allowing the LDO output to turn on. This delay helps to reject any false turn-on signals or noise on the SHDN input signal. After the 30  $\mu$ s delay, the LDO output enters its soft-start period as it rises from 0V to its final regulation value. If the SHDN input signal is pulled low during the 30  $\mu$ s delay period, the timer will be reset and the delay time will start over again on the next rising edge of the SHDN input. The total time from the SHDN input going high (turn-on) to the LDO output being in regulation is typically 100  $\mu$ s. See Figure 4-4 for a timing diagram of the SHDN input.




FIGURE 4-4: Shutdown Input Timing Diagram.

### 4.7 Dropout Voltage and Undervoltage Lockout

Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below the nominal value that was measured with a  $V_R$  + 0.6V differential applied. The MCP1827/MCP1827S LDO has a very low dropout voltage specification of 330 mV (typical) at 1.5A of output current. See Section 1.0 "Electrical Characteristics" for maximum dropout voltage specifications.

The MCP1827/MCP1827S LDO operates across an input voltage range of 2.3V to 6.0V and incorporates input Undervoltage Lockout (UVLO) circuitry that keeps the LDO output voltage off until the input voltage reaches a minimum of 2.18V (typical) on the rising edge of the input voltage. As the input voltage falls, the LDO output will remain on until the input voltage level reaches 2.04V (typical).

Since the MCP1827/MCP1827S LDO undervoltage lockout activates at 2.04V as the input voltage is falling, the dropout voltage specification does not apply for output voltages that are less than 1.9V.

For high-current applications, voltage drops across the PCB traces must be taken into account. The trace resistances can cause significant voltage drops between the input voltage source and the LDO. For applications with input voltages near 2.3V, these PCB trace voltage drops can sometimes lower the input voltage enough to trigger a shutdown due to undervoltage lockout.


### 4.8 **Overtemperature Protection**

The MCP1827/MCP1827S LDO has temperaturesensing circuitry to prevent the junction temperature from exceeding approximately 150°C. If the LDO junction temperature does reach 150°C, the LDO output will be turned off until the junction temperature cools to approximately 140°C, at which point the LDO output will automatically resume normal operation. If the internal power dissipation continues to be excessive, the device will again shut off. The junction temperature of the die is a function of power dissipation, ambient temperature and package thermal resistance. See Section 5.0 "Application Circuits/ Issues" for more information on LDO power dissipation and junction temperature.

# 5.0 APPLICATION CIRCUITS/ ISSUES

# 5.1 Typical Application

The MCP1827/MCP1827S is used for applications that require high LDO output current and a power good output.



#### FIGURE 5-1: Typical Application Circuit.

# 5.1.1 APPLICATION CONDITIONS

Package Type = TO-220-5

Input Voltage Range = 3.3V ± 5%

V<sub>IN</sub> maximum = 3.465V

- V<sub>IN</sub> minimum = 3.135V
- V<sub>DROPOUT (max)</sub> = 0.600V
- $V_{OUT}$  (typical) = 2.5V

I<sub>OUT</sub> = 1.5A maximum

P<sub>DISS</sub> (typical) = 1.2W

Temperature Rise = 35.2°C

# 5.2 Power Calculations

#### 5.2.1 POWER DISSIPATION

The internal power dissipation within the MCP1827/ MCP1827S is a function of input voltage, output voltage, output current and quiescent current. Equation 5-1 can be used to calculate the internal power dissipation for the LDO.

### EQUATION 5-1:

$$\begin{split} P_{LDO} &= (V_{INMAX}) - V_{OUT(MIN)}) \times I_{OUT(MAX)} \\ \end{split}$$
 Where: 
$$\begin{split} P_{LDO} &= LDO \text{ Pass device internal} \\ power dissipation \\ V_{IN(MAX)} &= Maximum input voltage \\ V_{OUT(MIN)} &= LDO minimum output voltage \end{split}$$
 In addition to the LDO pass element power dissipation, there is power dissipation within the MCP1827/ MCP1827S as a result of quiescent or ground current. The power dissipation as a result of the ground current can be calculated using the following equation:

# **EQUATION 5-2:**

| $P_{I(GND)} = V_{IN(MAX)} \times I_{VIN}$<br>Where: |   |   |  |  |  |  |
|---|---|---|--|--|--|--|
| WHEIG.  |   |   |  |  |  |  |
| P <sub>I(GND</sub>                                  | = | Power dissipation due to the<br>quiescent current of the LDO  |  |  |  |  |
| V <sub>IN(MAX)</sub>                                | = | Maximum input voltage   |  |  |  |  |
| I <sub>VIN</sub>                                    | = | Current flowing in the V <sub>IN</sub> pin<br>with no LDO output current<br>(LDO quiescent current) |  |  |  |  |

The total power dissipated within the MCP1827/ MCP1827S is the sum of the power dissipated in the LDO pass device and the P(I<sub>GND</sub>) term. Because of the CMOS construction, the typical I<sub>GND</sub> for the MCP1827/ MCP1827S is 120  $\mu$ A. Operating at a maximum of 3.465V results in a power dissipation of 0.49 milli-Watts. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

The maximum continuous operating junction temperature specified for the MCP1827/MCP1827S is +125°C. To estimate the internal junction temperature of the MCP1827/MCP1827S, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient ( $R\theta_{JA}$ ) of the device. The thermal resistance from junction to ambient for the TO-220-5 package is estimated at 29.3° C/W.

### **EQUATION 5-3:**

$$T_{J(MAX)} = P_{TOTAL} \times R\theta_{JA} + T_{A(MAX)}$$

- T<sub>J(MAX)</sub> = Maximum continuous junction temperature
- P<sub>TOTAL</sub> = Total device power dissipation
  - $R\theta_{JA}$  = Thermal resistance from junction to ambient
- $T_{A(MAX)}$  = Maximum ambient temperature

The maximum power dissipation capability for a package can be calculated given the junction-toambient thermal resistance and the maximum ambient temperature for the application. Equation 5-4 can be used to determine the package maximum internal power dissipation.

#### **EQUATION 5-4:**

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}$$

P<sub>D(MAX)</sub> = Maximum device power dissipation T<sub>J(MAX)</sub> = maximum continuous junction temperature

 $T_{A(MAX)}$  = maximum ambient temperature

 $R\theta_{JA}$  = Thermal resistance from junction to ambient

#### EQUATION 5-5:

$$T_{J(RISE)} = P_{D(MAX)} \times R\Theta_{JA}$$

 $T_{J(RISE)}$  = Rise in device junction temperature over the ambient temperature  $P_{D(MAX)}$  = Maximum device power dissipation  $R\theta_{JA}$  = Thermal resistance from junction to

#### EQUATION 5-6:

$$T_J = T_{J(RISE)} + T_A$$

 $T_J$  = Junction temperature

ambient

 $T_{J(RISE)}$  = Rise in device junction temperature over the ambient temperature

T<sub>A</sub> = Ambient temperature

# 5.3 Typical Application

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation is calculated in the following example. The power dissipation as a result of ground current is small enough to be neglected.

#### 5.3.1 POWER DISSIPATION EXAMPLE

#### Package

Package Type = TO-220-5

Input Voltage

 $V_{IN} = 3.3V \pm 5\%$ 

LDO Output Voltage and Current

$$V_{OUT} = 2.5V$$
  
 $I_{OUT} = 1.5A$ 

Maximum Ambient Temperature

 $T_{A(MAX)} = 60^{\circ}C$ 

Internal Power Dissipation

$$\begin{split} \mathsf{P}_{\mathsf{LDO}(\mathsf{MAX})} &= \ (\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} - \mathsf{V}_{\mathsf{OUT}(\mathsf{MIN})}) \times \mathsf{I}_{\mathsf{OUT}(\mathsf{MAX})} \\ \mathsf{P}_{\mathsf{LDO}} &= \ ((3.3 \mathsf{V} \times 1.05) - (2.5 \mathsf{V} \times 0.975)) \\ &\times 1.5 \mathsf{A} \\ \mathsf{P}_{\mathsf{LDO}} &= \ 1.54 \text{ Watts} \end{split}$$

#### 5.3.1.1 Device Junction Temperature Rise

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction-to-ambient for the application. The thermal resistance from junction-to-ambient ( $R\theta_{JA}$ ) is derived from EIA/JEDEC standards for measuring thermal resistance. The EIA/JEDEC specification is JESD51. The standard describes the test method and board specifications for measuring the thermal resistance for a particular application can vary depending on many factors such as copper area and thickness. Refer to AN792, *"A Method to Determine How Much Power a SOT23 Can Dissipate in an Application"* (DS00792), for more information regarding this subject.

 $T_{J(RISE)} = P_{TOTAL} \times R\theta_{JA}$   $T_{J(RISE)} = 1.54 \text{ W} \times 29.3^{\circ} \text{ C/W}$  $T_{J(RISE)} = 45.12^{\circ}\text{C}$ 

#### 5.3.1.2 Junction Temperature Estimate

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below:

$$T_J = T_{J(RISE)} + T_{A(MAX)}$$
  
 $T_J = 45.12^{\circ}C + 60.0^{\circ}C$   
 $T_J = 105.12^{\circ}C$ 

As you can see from the result, this application will be operating within the maximum operating junction temperature of  $125^{\circ}$ C.

5.3.1.3 Maximum Package Power Dissipation at 60°C Ambient Temperature

TO-220-5 (29.3° C/W Rθ<sub>JA</sub>):

 $P_{D(MAX)} = (125^{\circ}C - 60^{\circ}C) / 29.3^{\circ} C/W$ 

P<sub>D(MAX)</sub> = 2.218W

# DDPAK-5 (31.2°C/Watt $R\theta_{JA}$ ):

 $P_{D(MAX)} = (125^{\circ}C - 60^{\circ}C)/31.2^{\circ}C/W$ 


 $P_{D(MAX)} = 2.083W$ 

From this table you can see the difference in maximum allowable power dissipation between the TO-220-5 package and the DDPAK-5 package.

#### 6.0 PACKAGING INFORMATION


#### 6.1 **Package Marking Information**

3-Lead DDPAK (MCP1827S)



# 3-Lead Plastic (EB) [DDPAK]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                       | Units           |      | INCHES   |      |
|-----------------------|-----------------|------|----------|------|
| D                     | imension Limits | MIN  | NOM      | MAX  |
| Number of Pins        | N               |      | 3        |      |
| Pitch                 | е               |      | .100 BSC |      |
| Overall Height        | A               | .160 | -        | .190 |
| Standoff §            | A1              | .000 | -        | .010 |
| Overall Width         | E               | .380 | -        | .420 |
| Exposed Pad Width     | E1              | .245 | -        | -    |
| Molded Package Length | D               | .330 | -        | .380 |
| Overall Length        | Н               | .549 | -        | .625 |
| Exposed Pad Length    | D1              | .270 | -        | -    |
| Lead Thickness        | С               | .014 | -        | .029 |
| Pad Thickness         | C2              | .045 | -        | .065 |
| Lower Lead Width      | b               | .020 | -        | .039 |
| Upper Lead Width      | b1              | .045 | -        | .070 |
| Foot Length           | L               | .068 | -        | .110 |
| Pad Length            | L1              | -    | -        | .067 |
| Foot Angle            | ф               | 0°   | -        | 8°   |

#### Notes:


- 1. § Significant Characteristic.
- 2. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-011B

#### 3-Lead Plastic (EB) [DDPAK]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

|                         | Units            |  |          |      |
|-------------------------|------------------|--|----------|------|
| Dimension               | Dimension Limits |  | NOM      | MAX  |
| Contact Pitch           | E                |  | .100 BSC |      |
| Pad Width               | X2               |  |          | .423 |
| Pad Length              | Y2               |  |          | .327 |
| Contact Pad Spacing     | C1               |  | .252     |      |
| Contact Pad Width (X3)  | X1               |  |          | .041 |
| Contact Pad Length (X3) | Y1               |  |          | .157 |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2011A

#### 3-Lead Transistor Outline Package (AB) - [TO-220]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-034-AB Rev C Sheet 1 of 2

#### 3-Lead Transistor Outline Package (AB) - [TO-220]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS      |        |          |        |
|--------------------------|------------------|--------|----------|--------|
| Dime                     | Dimension Limits |        |          | MAX    |
| Number of Terminals      | N                |        | 3        |        |
| Terminal Pitch           | е                |        | 2.54 BSC |        |
| Overall Height           | A                | 4.064  | 4.445    | 4.826  |
| Tab Thickness            | A1               | 1.143  | 1.270    | 1.397  |
| Base to Lead             | A2               | 2.032  | 2.540    | 3.048  |
| Terminal Width           | b                | 0.635  | 0.826    | 1.016  |
| Shoulder Width           | b2               | 1.143  | 1.334    | 1.524  |
| Terminal Thickness       | С                | 0.305  | 0.432    | 0.559  |
| Overall Length           | D                | 13.730 | 14.730   | 15.730 |
| Molded Package Length    | D1               | 8.850  | 9.000    | 9.150  |
| Exposed Pad Length       | D2               |        | 12.6 REF |        |
| Overall Width            | E                | 9.652  | 10.160   | 10.668 |
| Exposed Pad Width        | U                |        | 6.35 REF |        |
| Exposed Pad Width        | E1               | 6.858  | 7.874    | 8.890  |
| Body Width               | E2               | 9.779  | 10.224   | 10.668 |
| Tab Length               | H1               | 5.842  | 6.350    | 6.858  |
| Terminal Length          | L                | 12.700 | 13.716   | 14.732 |
| Terminal Shoulder Length | L1               | 3.050  | 3.455    | 3.860  |
| Mounting Hole Diameter   | Р                | 3.708  | 3.835    | 3.962  |
| Mounting Hole Center     | Q                | 2.540  | 2.794    | 3.048  |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-034-AB Rev C Sheet 2 of 2

# 5-Lead Plastic Double Deca-Watt Package (ET, ETX, J7X) [DDPAK]




Note: For the most current package drawings, please see the Microchip Packaging Specification located at

Microchip Technology Drawing C04-012 Rev C Sheet 1 of 2

# 5-Lead Plastic Double Deca-Watt Package (ET, ETX, J7X) [DDPAK]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          |        | INCHES |          |      |
|--------------------------|--------|--------|----------|------|
| Dimension                | Limits | MIN    | NOM      | MAX  |
| Number of Terminals      | Ν      |        | 5        |      |
| Pitch                    | е      |        | .067 BSC |      |
| Molded Package Thickness | Α      | .160   | -        | .190 |
| Standoff                 | A1     | .000   | -        | .010 |
| Overall Length           | Н      | .575   | -        | .625 |
| Overall Width            | E      | .380   | -        | .420 |
| Exposed Pad Width        | E1     | .245   | -        | -    |
| Molded Package Length    | D      | .330   | -        | .380 |
| Exposed Pad Length       | D1     | .270   | -        | -    |
| Lead Thickness           | С      | .015   | -        | .029 |
| Lower Lead Width         | b      | .020   | -        | .039 |
| Pad Thickness            | C2     | .045   | -        | .065 |
| Foot Length              | L      | .070   | -        | .110 |
| Pad Length               | L1     | -      | -        | .066 |
| Foot Angle               | θ      | 0°     | -        | 8°   |

Notes:


- 1. § Significant Characteristic
- 2. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-012 Rev C Sheet 2 of 2

# 5-Lead Plastic Double Deca-Watt Package (ET, ETX, J7X) [DDPAK]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units                    |    | INCHES   |     |      |
|--------------------------|----|----------|-----|------|
| Dimension Limits         |    | MIN      | NOM | MAX  |
| Number of Terminals      | N  | 5        |     |      |
| Pitch                    | е  | .067 BSC |     |      |
| Molded Package Thickness | А  | .160     | -   | .190 |
| Standoff                 | A1 | .000     | -   | .010 |
| Overall Length           | Н  | .575     | -   | .625 |
| Overall Width            | E  | .380     | -   | .420 |
| Exposed Pad Width        | E1 | .245     | -   | -    |
| Molded Package Length    | D  | .330     | -   | .380 |
| Exposed Pad Length       | D1 | .270     | -   | -    |
| Lead Thickness           | С  | .015     | -   | .029 |
| Lower Lead Width         | b  | .020     | -   | .039 |
| Pad Thickness            | C2 | .045     | -   | .065 |
| Foot Length              | L  | .070     | -   | .110 |
| Pad Length               | L1 | -        | -   | .066 |
| Foot Angle               | θ  | 0°       | -   | 8°   |

Notes:


- 1. § Significant Characteristic
- 2. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-012 Rev C Sheet 2 of 2

# 5-Lead Transistor Outline Type LB03 (AT) - [TO-220]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






END VIEW

Microchip Technology Drawing C04-036-AT Rev E Sheet 1 of 2

# 5-Lead Transistor Outline Type LB03 (AT) - [TO-220]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-036-AT Rev E Sheet 1 of 2

# 5-Lead Transistor Outline Type LB03 (AT) - [TO-220]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                                 |    | INCHES    |      |      |
|---------------------------------|----|-----------|------|------|
| Dimension Limits                |    | Min       | Nom  | Max  |
| Number of Leads                 | N  | 5         |      |      |
| Pitch                           | е  | .067 BSC  |      |      |
| Overall Height                  | Α  | .160      | .175 | .190 |
| Tab Height                      | A1 | .045      | .050 | .055 |
| Seating Plane to Lead           | A2 | .080      | .098 | .115 |
| Lead Width                      | b  | .025      | .033 | .040 |
| Lead Thickness                  | С  | .012      | .016 | .020 |
| Lead Length                     | L  | .500      | .540 | .580 |
| Total Body Length Including Tab | D  | .542      | .580 | .619 |
| Molded Body Length              | D1 | .348      | .354 | .360 |
| Total Width                     | E  | .380      | .400 | .420 |
| Pad Width                       | E1 | 0.256 REF |      |      |
| Pad Length                      | D2 | 0.486 REF |      |      |
| Hole Diameter                   | ØР | .146      | .151 | .156 |
| Hole Center to Tab Edge         | Q  | .103      | .108 | .113 |
| Molded Body Draft Angle         | θ1 | 3         | 7    | 10   |
| Molded Body Draft Angle         | θ2 | 1         | 4    | 7    |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-036-AT Rev E Sheet 2 of 2

# APPENDIX A: REVISION HISTORY

# Revision E (May 2023)

- Added automotive qualification to Features and examples to Product Identification System.
- Updated Absolute Maximum Ratings to better describe the part.
- Updated Section 6.0, Packaging Information.

# **Revision D (March 2013)**

- Updated the value of V<sub>DROPOUT (max)</sub> in Section 5.1, Typical Application.
- Updated the 5-lead DDPAK (MCP1827) information in the Product Identification System section.

# **Revision C (February 2007)**

- Figure 2-22: Revised label on Y-axis.
- Section 2.0, Typical Performance Curves: Added note on Junction Temperature.
- Pages 9-14: Revised notes.

# **Revision B (September 2006)**

- Correction to maximum Dropout Voltage in Section 1.0, Electrical Characteristics.
- Added additional graphs in Section 2.0, Typical Performance Curves.
- Added disclaimer to package outline drawings.

# **Revision A (July 2006)**

• Original Release of this Document.

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. XX              | <u> </u>  | Examples:   |  |  |
|--------------------------|---|---|--|--|
|                          | ut Feature Tolerance Temp. Package Qualification  | a) MCP1827-0802E/AT: 0.8V LDO Regulator<br>5LD TO-220   |  |  |
| Volta                    | ge Code   | b)MCP1827-1002E/ET: 1.0V LDO Regulator<br>5LD DDPAK   |  |  |
| Device:                  | MCP1827: 1.5A Low Dropout Regulator   | c) MCP1827-1202E/AT: 1.2V LDO Regulator<br>5LD TO-220   |  |  |
|                          | MCP1827S: 1.5A Low Dropout Regulator  | d)MCP1827-1802E/AT: 1.8V LDO Regulator<br>5LD TO-220  |  |  |
| Tape and Reel<br>Option: | (Blank) = Standard Packaging (50/Tube)<br>T = Tape and Reel <sup>(1)</sup> (750/Reel)   | e)MCP1827T-2502E/ET: Tape and Reel,<br>2.5V LDO Regulator<br>5LD DDPAK  |  |  |
| Output Voltage *:        | 08 = 0.8V "Standard"  | f) MCP1827T-5002E/ET: Tape and Reel<br>5.0V LDO Regulator<br>5LD DDPAK  |  |  |
|                          | 10 = 1.0V "Standard"<br>12 = 1.2V "Standard"  | a)MCP1827S-0802E/EB: 0.8V LDO Regulator<br>3LD DDPAK  |  |  |
|                          | 18 = 1.8V "Standard"<br>25 = 2.5V "Standard"<br>30 = 3.0V "Standard"  | b)MCP1827S-0802E/AB: 0.8V LDO Regulator<br>3LD TO-220   |  |  |
|                          | 33 = 3.3V "Standard"<br>50 = 5.0V "Standard"  | c) MCP1827S-1002E/EB: 1.0V LDO Regulator<br>3LD DDPAK   |  |  |
|                          | ADJ = Adjustable**  | d)MCP1827S-1202E/AB: 1.2V LDO Regulator<br>3LD TO-220   |  |  |
|                          | *Contact factory for other output voltage options.<br>**Adjustable option is available only for MCP1827.  | e)MCP1827ST-3002E/EB: Tape and Reel,<br>3.0V LDO Regulator<br>3LD DDPA  |  |  |
| Extra Feature<br>Code:   | 0 = Fixed   | f) MCP1827S-3302E/EBVAO: 3.3V LDO Regulator<br>3LD DDPAK<br>Automotive Qualified  |  |  |
| Tolerance:               | 2 = 2.0% (Standard)   |   |  |  |
| Temperature:             | $E = -40^{\circ}C \text{ to } +125^{\circ}C$  |   |  |  |
| Package Type:            | AB = Plastic Transistor Outline, TO-220, 3-lead<br>AT = Plastic Transistor Outline, TO-220, 5-lead<br>EB = Plastic, DDPAK, 3-lead<br>ET = Plastic, DDPAK, 5-lead  |   |  |  |
| Qualification***:        | (Blank) = Standard Part<br>VAO = Automotive AEC-Q100 Qualified  | Note 1: Tape and Reel identifier only appears in the catalog part number description. This identi fier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. |  |  |
|                          | ***Currently available VAO variants are:<br>MCP1827S-3302E/EBVAO and MCP1827ST-3302E/EBVAO<br>Contact your local Microchip sales office to request automotive<br>qualified variants for other package types or voltage options. |   |  |  |

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$  2006-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2422-6

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

B70Germany - KarlsruheanilaTel: 49-721-625370

9970

Germany - Rosenheim Tel: 49-8031-354-560

EUROPE Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Tel: 49-7131-72400

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Israel - Ra'anana Tel: 972-9-744-7705

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820