

WWW.ti.com SBAS434-DECEMBER 2008

DUAL INTERMEDIATE FREQUENCY (IF) ANALOG FRONT-END FOR DIGITAL RADIO

¹FEATURES

- **234 Qualified for Automotive Applications Family of Digital Baseband Processors**
- **Two Intermediate Frequency (IF) Analog-to-Digital Converters (ADCs) Interfaces**
- **Two 12-Bit Auxiliary Digital-to-Analog (DACs)**
- • **8-Bit Auxiliary ADCs with Four-Channel Input** • **TQFP-144 (RFP) PowerPAD™ Package Multiplexer (MUX)**
- •**Integrated IF Digital Processing Core**
- • **Integrated Circuitry for Third-Overtone Master Clock Oscillator**
- **Wakeup Circuit/Real-Time Clock With Separate Crystal Oscillator**
- **Flexible Data Interface Optimized for TMS**
- •**Pin-Selectable SPI™ and I 2 C™ Control**
- **3.3-V/1.8-V Supply (Integrated Regulator Converters Available to Optionally Generate 1.8-V Supply)**
-

APPLICATIONS

- •**IF-Sampled AM/FM Radio**
- **Hybrid Digital (HD) Digital Audio Broadcasting (DAB) Digital Radio**

DESCRIPTION

The AFE8221 implements the intermediate frequency (IF) sampling and processing functions of ^a digital radio receiver system. It is designed to be used with TI's digital radio baseband [processors](http://focus.ti.com/docs/solution/folders/print/8.html) and AM/FM tuners. The AFE8221 can also be programmed by the baseband processor for use in conventional AM/FM and digital radio. This unit includes two IF inputs with associated filtering and digital processing circuitry.

The receive circuit oversamples the radio tuner IF output to reduce noise and improve dynamic range. The IF analog-to-digital converter (ADC) oversamples the IF input at rates up to 75 MHz. The AFE8221 then digitally mixes, filters, and decimates the signal to provide I and Q output signals to the baseband processor. A clock oscillator circuit is provided that can be used with an appropriate third-overtone crystal and external tank circuit to generate the sampling clock for the IF ADCs.

The AFE8221 also includes ^a real-time clock and associated low-power oscillator circuit. Two auxiliary digital-to-analog converters (DACs) are included for system control functions. An 8-bit auxiliary ADC and input multiplexer (MUX) can be used for system diagnostic functions. Other features include 12 general-purpose input/output (GPIO) lines, programmable interrupt generators, and an I 2 C master for communication between the AFE and the tuner(s).

The AFE8221 is available in a TQFP-144 (20 mm \times 20 mm) package and uses a 3.3-V and a 1.8-V power supply. An onboard voltage regulator is included to optionally generate the 1.8-V digital supply for the AFE8221.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. SPI is a trademark of Motorola, Inc. I2C is a trademark of NXP Semiconductors.

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

Alle

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured with respect to DGND.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

www.ti.com SBAS434-DECEMBER 2008

POWER SUPPLY SPECIFICATIONS

 $T_A = 25^{\circ}$ C, AVDD = IOVDD = 3.3 V, DVDD = 1.8 V (unless otherwise noted)

IF ADC SPECIFICATIONS

 $T_A = 25^{\circ}$ C, AVDD = IOVDD = 3.3 V, DVDD = 1.8 V, $f_S = 75$ MHz (unless otherwise noted)

AUXILIARY DAC SPECIFICATIONS

 $T_A = 25^{\circ}$ C, AVDD = IOVDD = 3.3 V, DVDD = 1.8 V (unless otherwise noted)

AUXILIARY ADC SPECIFICATIONS

 $T_A = 25^{\circ}$ C, AVDD = IOVDD = 3.3 V, DVDD = 1.8 V (unless otherwise noted)

DIGITAL I/O SPECIFICATIONS

 $T_A = 25^{\circ}$ C, IOVDD = 3.3 V (unless otherwise noted)

CLOCK OSCILLATOR SPECIFICATIONS

 $T_A = 25^{\circ}$ C, DVDD = 1.8 V, IOVDD = 3.3 V (unless otherwise noted)

FUNCTIONAL BLOCK DIAGRAM

6 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS434&partnum=AFE8221-Q1) Feedback* Copyright © 2008, Texas Instruments Incorporated

TERMINAL ASSIGNMENTS

TQFP-144 Top View

TERMINAL FUNCTIONS

TERMINAL FUNCTIONS (continued)

Copyright © 2008, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS434&partnum=AFE8221-Q1) Feedback* 9

[AFE8221-Q1](http://focus.ti.com/docs/prod/folders/print/afe8221-q1.html)

www.ti.com SBAS434-DECEMBER 2008

Texas
Instruments

SBAS434-DECEMBER 2008 www.ti.com

TERMINAL FUNCTIONS (continued)

www.ti.com SBAS434-DECEMBER 2008

TERMINAL FUNCTIONS (continued)

TIMING DIAGRAMS

Output Data Interface Timing

Figure 1. Output Data Interface Timing

Primary Data Interface Timing

	PARAMETER				TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{D1}	BCLK to WS delay						-2.9		3.7	ns
t_{D2}	BCLK to DOUTx delay						-3.1		3.8	ns
BCLK										
WS										
DOUTX			IA[15]		IA[14]		IA[13]		A[12]	
	\rightarrow	τ_{D2} - 1								

Figure 2. Primary Data Interface Timing

www.ti.com SBAS434-DECEMBER 2008

SPI Control Interface Timing

Figure 3. SPI Control Interface Timing

I 2 C Bus Interface Timing

(1) Valid when MCLK > 20 MHz; otherwise, is 250 ns.

Figure 4. I 2 C Bus Interface Timing

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

DETAILED DESCRIPTION

Reset Pins

The AFE8221 has two active-low reset pins, GRST and RST. When GRST is brought low, all registers on the chip are brought to default values (0, unless otherwise specified). When $\overline{\text{RST}}$ is brought low, all registers are brought to default values except for:

- •Real-time clock registers (counters and alarms)
- •Registers to configure the WAKEUP interrupt
- •Registers controlling the GPIO pins

These registers are left in the previously programmed states.

Analog Supply Connections

A clean 3.3-V analog supply should be connected to all AVDD pins (37–40, 45, 54, 125, 134, and 141–144). Limited decoupling is required on the AVDD pins; ^a 0.1-µF capacitor near pins 45 and 54 and another capacitor near pins 125 and 134 should suffice.

The AFE8221 contains an internal analog switch that is used to disconnect power from the major analog blocks when the PWD pin is high. When the PWD pin is low, the AVDD1 pins (8, 12, 13, 23, 24, and 34) are internally connected to the AVDD pins (37–40 and 141–144). Since the AVDD1 pins are actually the active supply pins for the IF ADC and other analog components, the AVDD1 pins should be heavily bypassed with ^a minimum of parallel 0.1-µF and 0.01-µF ceramic capacitors at each pin (or pin pair).

Digital Supply Connections

The digital supply connections depend on whether the onboard regulators are used to generate the 1.8-V digital core voltage (REG_ENB low); or if the digital core voltage comes from a system-level supply (REG_ENB high). In either case, all IOVDD pins should be connected to the 3.3-V I/O supply and appropriately bypassed. If the internal regulators are used, this supply also sources the current drawn by the digital core.

External 1.8-V Core Supply

If an external 1.8-V supply is used, all DVDD pins should be connected to the 1.8-V supply and appropriately bypassed with 0.1-µF and 0.01-µF capacitors. DVDD1 and DVDD2 pins may also be connected directly to the 1.8-V supply or may be optionally connected through a small (1 Ω to 10 Ω) series resistor to reduce supply noise coupling into the MCLK oscillator (powered through DVDD1) or the RTC oscillator (powered through DVDD2).

When using an external supply, the PWD pin disables the MCLK oscillator when high, shutting off the clock to most of the digital core. As long as the external 1.8-V supply is maintained, all register settings in the digital core are maintained when PWD is high.

Internal 1.8-V Regulator

If the internal 1.8-V regulator is used, then $0.1-\mu F$ and $0.01-\mu F$ decoupling capacitors should still be put at the DVDD, DVDD1, and DVDD2 pins. DVDD2 should still be connected to the DVDD pins either directly or through ^a small series resistor. DVDD1 must be isolated from DVDD and DVDD2.

While using the internal regulators, the MCLK oscillator and the internal regulators are disabled when the PWD pin is high. This condition causes most of the register settings to be lost, except for the registers associated with the real-time clock, GPIO, and WAKEUP interrupt. For this reason, the RST pin should be brought low prior to bringing the PWD pin low (to come out of power-down). The RST pin should be held low for at least 10 ms after PWD goes low to allow the internal regulators to stabilize.

Note that the internal regulators are linear regulators, and therefore are relatively inefficient. Power dissipation as ^a result of the digital core almost doubles when the internal regulators are used (same core current, but drawn from ^a 3.3-V supply instead of ^a 1.8-V supply). Whenever possible, the use of ^a more efficient external switching regulator is encouraged in order to minimize overall system power as well as to reduce the thermal stress on the AFE8221.

Control Interface

Configuration and control data are written to the AFE8221 via the control interface. The control interface supports two protocols, SPI and I²C. If the CTRL_MODE pin is tied low, then an SPI interface is implemented. If CTRL_MODE is tied high, then an I^2C protocol-compatible interface is implemented.

SPI Interface

The SPI interface consists of four signals: a serial clock (SCK), an active-low chip select (CS), a serial data input (MOSI—master out, slave in), and ^a serial data output (MISO—master in, slave out). Data are transferred in groups of 32 bits. The first 16 bits are the instruction, which indicates:

- 1. If data are to be written or to be read;
- 2. If the data target is ^a register or RAM; and
- 3. The address of the data target.

The second 16 bits are the data transfer, which is input on MOSI for ^a write cycle or output on MISO for ^a read cycle.

Figure 5 shows an SPI write cycle. The cycle is initiated by the high-to-low transition of the CS line. 32 SCK pulses clock the instruction and the data into the MOSI line. Data are clocked in MSB first. The first 16 bits are the instruction. There are two possible write cycle instructions: register write and memory write. The formats for these instructions are shown in Figure 6 and Figure 7, respectively.

The only information required for ^a register write is the seven-bit register address (REG_ADDR). For ^a memory write, both the five-bit memory select (MEM) plus the six-bit memory address (MEM_ADDR) are required.

Following the 16-bit instruction, the 16-bit data word is clocked in, again MSB first. At the end of the write cycle, this data word is written to the appropriate register or memory location in the AFE8221.

NOTE: To terminate a Write/Read cycle, $\overline{\text{CS}}$ must be brought high.

Figure 5. SPI Control Interface Write Cycle

Figure 7. Memory Write Instruction Format

[Figure](#page-15-0) 8 shows the SPI interface read cycle. It is similar to the write cycle, except that instead of the data word being clocked into MOSI during the second half of the cycle, the data word is clocked out of MISO. Note that only register reads are permitted; RAM reads cannot be read back.

For reading and writing, data block transfers are supported. For ^a block transfer, multiple data words are transmitted following the memory read or write instruction. The data words are read from or written sequentially starting at the address contained in the instruction. The sequential access terminates when the $\overline{\text{CS}}$ line goes high. Figure 9 shows a register block read cycle. In the illustration, three succeeding register locations are read starting at address N. The block write cycle is similar except, of course, data are clocked into MOSI.

In all cases, the control interface is reset when \overline{CS} goes high. If the final SCK is not received before \overline{CS} goes high, then the cycle ends prematurely. For ^a read cycle, data transfer terminates; for ^a write cycle, no data are written to either a register or to memory.

I 2 C Slave Interface

The AFE8221 control interface can be configured to provide I²C slave operation. It has a 10-bit slave address of 00010010AB and complies with the Philips ¹²C [specification](http://www.nxp.com/products/interface_control/i2c/). Note that address bits A and B are determined by the state of the I²C address pins A1 and A0. The mapping of SPI pins to I²C pins is shown in Table 1.

The AFE8221 I²C interface supports both fast mode (400K bits/sec) and standard mode (100K bits/sec) operation. However, if the master crystal frequency is less than 20 MHz, then only standard mode is supported.

Figure 9. SPI Control Interface Block Read Cycle

As a reference, a typical data transfer on the I²C bus is described in [Figure](#page-16-0) 10. Each data byte is eight bits long and must be followed by an Acknowledge bit. Start and stop conditions are defined as ^a transition of the SDA signal with SCL high. A pulse of the SCL clock signal indicates the transfer of data or an Acknowledge bit on the SDA pin. The transmitting device drives SDA data during clock periods 1–8. The receiving device acknowledges by driving SDA low during clock 9. Master devices always generate the SCL clock and initiate transactions. Refer to the Philips ²C Bus [Specification](http://www.nxp.com/products/interface_control/i2c/) for further details.

The AFE8221 has 16-bit internal registers and operates on 16-bit instructions. Because the I²C interface is inherently an 8-bit interface, special formats are required to send instructions and data between an I²C Master and the AFE8221. The I²C Write [Operation](#page-16-0) and I²C Read Operation sections describe these formats in detail.

I 2 C Write Operation

Write operations require ^a start condition followed by two bytes describing both ^a 10-bit address format and the AFE8221 10-bit slave address. The next two bytes must contain the 16-bit instruction word format described previously in [Figure](#page-14-0) 6 or [Figure](#page-14-0) 7, depending on the internal resource being addressed. Finally, ^a pair of bytes containing the 16-bit write data must be provided. If additional 16-bit writes are required, further pairs of bytes may be used as part of a block transfer. After the final pair of write data bytes, an I²C stop condition must be provided to terminate the transaction. [Figure](#page-17-0) 12 illustrates ^a block write transfer of *N* 16-bit data words. Gray areas denote slave-driven SDA cycles; white areas are master-driven.

I 2 C Read Operation

Read operations require ^a start condition followed by two bytes describing both ^a 10-bit address format and the AFE8221 10-bit slave address. The next two bytes must contain the 16-bit instruction word format, as illustrated in Figure 11. A repeated start followed by the first byte of the slave address is then required to create ^a combined transaction. Note that the R \overline{W} bit is set to 1 (read), indicating that subsequent bytes are to be read from the slave. The AFE8221 presents addressed 16-bit data words in 8-bit pairs until ^a NACK (N) is provided by the master. After the final pair of read data bytes, an I²C stop condition must be provided to terminate the transaction. [Figure](#page-18-0) 13 illustrates ^a block read transfer of *N* 16-bit data words. Gray areas denote slave-driven SDA cycles; white areas are master-driven.

Figure 10. Example Data Transfer on the I 2 C Bus

Figure 11. Register Read Instruction Format

EXAS INSTRUMENTS

SBAS434-DECEMBER 2008 www.ti.com

Figure 12. Example I 2 C Write Operation

WWW.ti.com SBAS434-DECEMBER 2008

Figure 13. Example I 2 C Read Operation

IF Analog-to-Digital Converters (IF_ADC0 and IF_ADC1)

IF_ADC0 and IF_ADC1 are 12-bit pipeline ADCs that are used to sample the output of the tuner(s). [Figure](#page-19-0) 14 shows recommended connections for the IF ADCs.

The IF ADCs have three power modes controlled by *ifadc_en[0]* and *ifadc_en[1]*. Full-power mode occurs when both *ifadc_en[0]* and *ifadc_en[1]* are high. In this case, both ADCs are biased to the highest levels and are ready to operate. If only *ifadc en[0]* or *ifadc* en[1] is high, then the converters are operating in reduced-power mode, where the enabled ADC is fully biased and ready to operate while the second ADC is in ^a low (but not zero) bias state (a minimum bias current is necessary to maintain safe voltages within the ADC core). In low-power mode, both *ifadc_en[0]* and *ifadc_en[1]* are low. In this case, all IF ADC circuits are in the minimum bias mode. Note that to reach ^a true sleep mode, the analog supply to the IF ADC block must be turned off.

When *ifadc_gain0* is low, IF_ADC0 is in its normal 1x gain operating state. If *ifadc_gain0* is high, then the gain of IF_ADC0 is changed to 2x. In ^a similar fashion, *ifadc_gain1* controls the gain of IF_ADC1. [Table](#page-19-0) 2 shows the *ifadc_en* and *ifadc_gain* control variable parameters.

Copyright © 2008, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS434&partnum=AFE8221-Q1) Feedback* 19

SBAS434-DECEMBER 2008 www.ti.com www.ti.com

Figure 14. IF ADC Connections

IF ADC Alarm/Attenuator

The output of each IF ADC is monitored to ensure that the full-scale input range is not exceeded. If an ADC over-range condition occurs, an overflow signal is generated that may be used to generate an interrupt on the IRQ line, depending on the settings in the IRQ interrupt generator.

In addition, programmable limits may be set for each IF ADC. If the absolute value of IF_ADC0 exceeds *if_adc_limit0* or the absolute value of IF_ADC1 exceeds *ifadc_limit1*, then an interrupt may be generated on IRQ again depending on the settings in the IRQ interrupt generator.

In the case of an IF ADC event, the IRQ status register can be read back to determine the type of event and on which ADC channel it occurred. The IRQ status register can be polled to determine if an IF ADC event has occurred in the case where IF ADC events are masked from generating an interrupt.

The control variable *ddc0_atten* causes an attenuation of the IF_ADC0 output prior to the DDC. The attenuation ranges in 3-dB steps from 0 dB (for *ddc0_atten* ⁼ 0) to –18 dB (for *ddc0_atten* ⁼ 6). *ddc1_atten* has the same effect on the output of IF_ADC1.

Machine State of the Contract of the Contract

To better synchronize the IF ADC attenuator with the tuner automatic gain control (AGC), ^a delay may be programmed between when ^a new value of *ddc_atten* is written and when it takes effect. When ^a new value of *ddc0_atten* is written, ^a counter (driven by MCLK) is initialized to *ddc0_delay*. When the counter reaches zero, the actual attenuation change occurs. Likewise, *ddc1_delay* affects *ddc1_atten*. Note that if ^a new *ddc0_atten* is written before the delay counter has reached zero from the previous write, the previous write is discarded. Table 3 shows the attenuator, delay, and limit control variables.

Table 3. IF ADC Control Register Settings

Digital Downconverter 0 (DDC0)

DDC0 operation is controlled by *ddc_en[0]*. When *ddc_en[0]* is 1, operation of DDC0 is enabled. If *ddc_en[0]* is 0, operation of DDC0 is disabled. Table 4 shows the DDC0 operation control settings.

Table 4. DDC Control Register Settings

SBAS434-DECEMBER 2008 WWW.ti.com New York 2008

Quadrature Mixer/NCO

The NCO frequency and initial phase are set by the 32-bit unsigned variables *ddc0_demod_freq* and *ddc0_demod_phase*. The I and Q outputs of the mixer can be calculated by Equation 1 and Equation 2.

$$
I = ADC \times \cos(2\pi ft + \phi)
$$

 $Q = ADC \times sin(2\pi ft + \phi)$

where ADC is the output of the IF analog-to-digital converter, f is the NCO phase offset (in radians) given by Equation 3, and ϕ is the NCO phase offset (in radians) given by Equation 4.

$$
f = f_{MCLK} \frac{ddc0_d0mod_freq}{2^{32}}
$$
\n
$$
\phi = 2\pi \frac{ddc0_d0mod_fq0mod_f0m0m}{2^{32}}
$$
\n(3)

The *ddc_sync* signal can be used to control the phase of the mixer. While the *ddc_sync* signal is high, the phase accumulator is held to ^a constant value *ddc0_demod_phase*, essentially holding it to 0 in Equation 1 and Equation 2. When the *ddc_sync* signal is brought low, the phase accumulator is incremented by the value *ddc0_demod_freq* once per MCLK cycle.

CIC Filter

The first stage of decimation filtering is provided by ^a fifth-order CIC filter. The operation of the CIC filter is controlled by the unsigned variables *ddc0_cic_dec_rate*, *ddc0_cic_scale*, and *ddc0_cic_shift*. The valid range for *ddc0_cic_dec_rate* is from 4 to 256.

The inherent dc gain of the CIC filter is *ddc0_cic_dec_rate.* The control variables *ddc0_cic_shift* and *ddc0_cic_scale* are used to reduce this very high gain before the signal is output to the next stage of the decimation filter. The combined effect of *ddc0_cic_dec_rate*, *ddc0_cic_shift*, and *ddc0_cic_scale* produces an overall dc gain for the CIC filter of Equation 5.

$$
GAIN = ddc0_cic_dec_rate^{5} \frac{ddc0_cic_scale/32}{2_{ddc0_cic_shift}}
$$

In general, *ddc0_cic_shift* and *ddc0_cic_scale* should be chosen to make GAIN as close to 1 as possible. For example, if *ddc0_cic_dec_rate* is 20, setting *ddc0_cic_shift* to 22 and *ddc0_cic_scale* to 41 results in ^a GAIN of

First FIR Filter

0.9775.

The block following the CIC filter is ^a decimate-by-two finite impulse response (FIR) filter with programmable coefficients. *ddc0_fir1_mode* sets the type of filter response—ODD (MODE ⁼ 00: symmetric impulse response, odd number of taps), EVEN (MODE ⁼ 01: symmetric impulse response, even number of taps), HALFBAND $(MODE = 10)$, and ARBITRARY $(MODE = 11: non-symmetric impulse response)$.

The 16-bit wide filter coefficients are stored in memory bank 0. Up to 64 coefficients can be stored in this memory. Depending on the types of filters desired and the number of taps, coefficients for multiple filter responses may be stored in the memory bank. The filter response may be changed simply by updating the control register with new values for *ddc0_fir1_mode*, *ddc0_fir1_ncoeff*, and *ddc0_fir1_base_addr*.

ddc0_fir1_ncoeff defines the number of unique filter coefficients that make up the filter response. *ddc0_fir1_base_addr* defines the memory location where the first filter coefficient is stored. The actual filter length is ^a function of the *ddc0_fir1_mode* and *ddc0_fir1_ncoeff*, as shown in [Equation](#page-22-0) 6.

(1)

(2)

(5)

The first FIR filter is followed by two parallel second FIR filters, FIR2A and FIR2B. Duplicate filters allow the output of two I and Q output streams with different bandwidths. For example, the bandwidth of FIR2A may be set wide to accommodate reception of digital broadcasts, while FIR2B may be set narrower to receive an analog broadcast sharing the same band. Coefficients for FIR2A are stored in memory bank 1 (MEM ⁼ 1) and coefficients for FIR2B are stored in memory bank 2 (MEM ⁼ 2).

The operation of the second FIR filter is similar to the first FIR filter with several notable exceptions. First, the depths of the coefficient and data memories are doubled to 128. This size increase allows for filters up to 126 taps to be realized without running out of data memory. It also allows longer sets of filter coefficients to be stored in coefficient memory.

Second, because of the additional decimation by two from the first FIR filter, twice as many MCLK cycles are available to process coefficients, increasing the maximum allowable value of NCOEFF, as shown in Equation 11 and Equation 12.

$$
ddcO_{fr}2c_{nc}ccff \le 4 \times ddcO_{c}c_{nc}dec_{rate}
$$
\n
$$
ddcO_{fr}2c_{nc}ccff \le 4 \times ddcO_{c}c_{nc}dec_{rate}
$$
\n
$$
(12)
$$

Third, in the first FIR filter the total of all the filter tap weights must add up to $(2^{15} - 1)$ to achieve unity gain through the filter. With longer filters (and therefore, smaller coefficients), frequency response errors may be introduced as ^a result of coefficient truncation. A Shift parameter has been added to the second FIR filter to alleviate this problem. The total of all filter tap weights must add up to (2^{15+ddc0_fir2a_shift} - 1) to achieve unity gain through FIR2A (similarly for *ddc0_fir2b_shift* and FIR2B). Note that shift values for FIR2A and FIR2B can be set separately.

Filter Length = 2 (ddc0_fir1_ncoeff 1) + 1 for ODD ´ - Filter Length = 4 (ddc0_fir1_ncoeff 1) + 1 for HALFBAND ´ - Filter Length = ddc0_fir1_ncoeff for ARBITRARY

The maximum filter length that can be realized is limited by two factors. First, the number of clock cycles between successive filter outputs limits the number of coefficients that can be processed, as shown in Equation 7.

 $ddc0_fir1_ncoeff \leq 2 \times ddc0_cic_dec_rate$ (7)

where *ddc0* cic *dec* rate is the decimation ration of the CIC filter.

Second, the size of the data memory (which stores incoming data samples) limits filter length to 62 taps. Note that two data memory locations are required to filter processing.

The dc gain of the FIR filter depends on the coefficient values and the filter mode. For ODD mode and HALFBAND mode, the dc gain is given by Equation 8:

$$
GAN = \left(\frac{h_{NCOEFF} + \sum_{n=1}^{NCOEFF - 1} 2h_n}{2^{15} - 1}\right)
$$
\n(8)

where h_n is the nth of NCOEFF filter coefficients stored in memory.

For EVEN mode the, dc gain is shown by Equation 9:

$$
GAN = \left(\frac{{}^{NCOEFF}}{2^{15} - 1}\right)
$$
\n(9)

while for ARBITRARY mode the gain is shown by Equation 10:

$$
GAIN = \left(\frac{\sum_{n=1}^{NCOEFF} h_n}{2^{15} - 1}\right) \tag{10}
$$

Second FIR Filters

Filter Length = $2 \times$ ddc0_fir1_ncoeff for EVEN

Texas **INSTRUMENTS**

(6)

Copyright © 2008, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS434&partnum=AFE8221-Q1) Feedback* 23

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

Extended-Length Filter Mode

If FIR2A or FIR2B cannot provide enough filter taps to achieve the desired frequency response, setting control bit *ddc0_interleave* puts the two filters into an interleaved mode that doubles the length of the filter that can be realized. However, there are several limitations:

- 1. Only odd symmetrical filters may be realized;
- 2. The filter length M must be such that $(M + 1)/4$ is an integer; and
- 3. Only one filter can be realized (in *ddc_interleave* mode the A and B outputs are identical: IB ⁼ IA and QB ⁼ QA).

In addition to setting the *ddc0_interleave* bit, FIR2A must be set to EVEN mode and FIR2A must be set to ODD mode. *ddc0_fir2a_ncoeff* and *ddc0_fir2b_ncoeff* are both set to (M ⁺ 1)/4. *ddc0_fir2a_shift* and *ddc0_fir2b_shift* should be identical. There are no restrictions on *ddc0_fir2a_base_addr* or *ddc0_fir2b_base_addr*.

The M-tap filter has (M ⁺ 1)/2 unique coefficients. The first, third, fifth, etc. coefficients are loaded into the FIR2A coefficient memory; the second, fourth, sixth, etc. coefficients are loaded into the FIR2B memory. The center coefficients of the filter end up as the last coefficient loaded into FIR2B.

FIR Filter Transfer Functions

Equation 13 to [Equation](#page-24-0) 21 show transfer functions and dc gain for the various filter modes. Generic names for the control variables are used; just substitute the appropriate variable (that is, *ddc0_fir2a_ncoeff* for NCOEFF) as necessary. Also, note that SHIFT has ^a value of 0 for FIR1.

Basic Filter Modes

$$
H_{\text{EVEN}}(z) = \sum_{n=0}^{\text{NCOEFF}-1} \text{COEFF}_{\text{BASE_ADDR}+n} \times (z^{-n} + z^{-(2 \times \text{NCOEFF}-1-n)})
$$
(13)

$$
H_{ODD}(z) = \sum_{n=0}^{NCOEFF-2} COEFF_{BASE_ADDR+n} \times (z^{-n} + z^{-(2 \times NCOFF-2-n)}) + COEFF_{BASE_ADDR + NCOFF-1} \times z^{NCOFF-1}
$$
(14)

$$
H_{HALFBAND}(z) = \sum_{n=0}^{NCOEFF-2} COEFF_{BASE_ADDR + n} \times (z^{-2n} + z^{-(4 \times NCOFF-6-2n)}) + COEFF_{BASE_ADDR + NCOFF-1} \times z^{2 \times NCOFF-3}
$$
(15)

$$
H_{ARBITRARY}(z) = \sum_{n=0}^{N్} COEFF_{BASE_ADDR + n} \times z^{-n}
$$
 (16)

$$
GAN_{EVEN}(z) = 2^{-SHIFT} \times \frac{2 \times \sum_{n=0}^{NCOEFF-1} COEFF_{BASE_ADDR + n}}{2^{15} - 1}
$$
 (17)

$$
GAIN_{ODD} = GAIN_{HALFBAND} = 2^{-SHIFT} \times \frac{2 \times \sum_{n=0}^{NCOEFF - 2} COEFF_{BASE_ADDR + n} + COEFF_{BASE_ADDR + NCOEFF - 1}}{2^{15} - 1}
$$
(18)

$$
GAIN_{ARBITRARY}(z) = 2^{-SHIFT} \times \frac{NCOEFF - 1}{2^{15} - 1}
$$
\n(19)

Extended-Length Filter Mode

$$
H_{\text{EXTENDED}}(z) = 2^{-\text{SHIFT}} \times \begin{pmatrix} \sum_{n=0}^{NCOEFF-1} \text{COEFF}_A_{\text{BASE}_\text{ADDR}_A+n} \times (z^{-2 \times n} + z^{-2 \times (2 \times \text{NOOFF}-1-n)}) \\ + \sum_{n=0}^{NCOEFF-2} \text{COEFF}_B_{\text{BASE}_\text{ADDR}_B+n} \times (z^{-2 \times n+1} + z^{-2 \times (2 \times \text{NOOFF}-2-n)+1}) \\ + \text{COEFF}_B_{\text{BASE}_\text{ADDR}_B+nCOEFF-1} \times z^{2 \times \text{NOOFF}} \end{pmatrix}
$$
\n
$$
GAIN_{\text{EXTENDED}} = \frac{2^{-\text{SHIFT}}}{2^{15} - 1} \times \begin{pmatrix} 2 \times \sum_{n=0}^{NCOEFF-2} \text{COEFF}_A_{\text{BASE}_\text{ADDR}_A+n} \\ + 2 \times \sum_{n=0}^{NCOEFF-2} \text{COEFF}_B_{\text{BASE}_\text{ADDR}_B+n} \\ + 2 \times \sum_{n=0}^{NCOEFF}_B_{\text{ASE}_\text{ADDR}_B+nCOEFF-1} \end{pmatrix}
$$
\n
$$
(21)
$$

Digital Downconverter 1 (DDC1)

The description of DDC1 is identical to the description of DDC0, with the following exceptions:

- 1. DDC1 is enabled by *ddc_en[1]*.
- 2. Control variables are prefixed with *ddc1* instead of *ddc0*.
- 3. FIR coefficients are stored in memory banks 3, 4, and 5 instead of 0, 1, and 2.

Table 5 shows the DDC1 operation control settings.

Primary IF Data Interface

The two DDCs produce ^a total of eight 16-bit output values (I and Q from each of four final-stage FIR filters). The IF data interface time-multiplexes these eight values onto four serial lines. The IF data interface also generates the necessary clock and frame sync signals to complete the interface to the DSP. The general timing of the IF data interface is shown in [Figure](#page-25-0) 15.

Note that each serial line (IF_DOUT0 through IF_DOUT3) can carry up to four time-multiplexed 16-bit signals. The actual number of signals per line is limited by:

- a. the frequency of IF_DCLK, which can be programmed to be the same as the IF sampling clock (MCLK), one-half the IF sampling frequency, or one-fourth the IF sampling frequency; and
- b. the overall decimation ratio of the DDC that determines the frequency of IF_DFSO pulses and therefore the number of IF_DCLK cycles available to clock out data.

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

IF_DCLK

Figure 15. IF Data General Timing

Control register variables *dout0_config*, *dout1_config*, *dout2_config*, and *dout3_config*, are used to assign specific output data streams to particular time slots in the IF interface output frame. Each register is broken into four 4-bit values, each of which is used to assign the source for ^a given time slot according to Table 6.

Table 6. Time Slot Sources

dout0_config controls the four time slots of IF_DOUT0, register 24 controls the four time slots of IF_DOUT1, and so on. The mapping of register bits to time slots is summarized in Table 7.

Table 7. Register Bit Mapping

For example, bits [11:8] of *dout2_config* set the source assignment for time slot C2 of IF_DOUT2.

The control variable *if_dclk_div* sets the frequency of IF_DCLK, as shown in Equation 22 and Equation 23.

Normally the data and the frame sync change on the rising edge of IF_DCLK. If *if_dclk_edge* is set to 1 then IF_DCLK is inverted so that data and frame sync change on the falling edge of IF_DCLK.

The control value *if_dfso_select* determines which DDC is responsible for generating IF_DFSO. If *if_dfso_select* is 0, then an IF_DFSO pulse is generated each time ^a new output is ready from DDC0. Similarly, if *if_dfso_select* is 1, then an IF_DFSO pulse is generated each time a new output is ready from DDC1. If the decimation rates of DDC0 and DDC1 are identical, then it does not matter which DDC initiates the IF_DFSO pulse. If the decimation rates are different, then the DDC with the smaller decimation ratio (higher output rate) should be chosen to generate the IF_DFSO pulse. Note that in this case, outputs from the slower DDC are repeated for multiple frames and it is the responsibility of the DSP software to compensate. This compensation is easiest to do if the higher decimation rate is an integer multiple of the lower decimation rate.

Finally, *if* dfso mode is used to select alternate forms of frame sync. In the default case (*if* dfso mode = 0), the frame sync is ^a high pulse one clock period wide that occurs the clock cycle before the first data bit of the serial output. If *if_dfso_mode* is set to 1, then the frame sync changes polarity once per frame; again, one clock cycle before the first data bit of the frame. If *if_dfso_mode* is set to 2, then the frame sync behaves like the default frame sync except that the sync pulse is 16 clock periods wide. The three frame sync modes are illustrated in Figure 16 and [Figure](#page-27-0) 17. Table 8 shows the detailed timing conditions for [Figure](#page-27-0) 17.

It is recommended that the DSP interface be configured to sample IF_DFSO and the four IF_DOUT lines on the trailing edge of IF_DCLK. Table 9 shows the *dout*, *if_dclk*, *if_dfso*, and *if_dout* operation control settings.

Table 8. Detailed Timing Conditions

Table 9. Primary IF Control Register Settings

IF_DCLK

Figure 16. Frame Sync Modes

Texas **INSTRUMENTS**

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

Figure 17. Detailed Timing

Alternate IF Data Interface

The operation and timing of the alternate IF data interface are identical to the primary IF data interface. Pin names are changed such that BB_BCK is equivalent to IF_DCLK; BB_WS is equivalent to IF_DFSO;` and BB_IOUT0, BB_IOUT1, BB_QOUT0, and BB_QOUT1 are each equivalent to any IF_DOUTx pins. The parameter names are also changed to reflect the different interface pin names. Table 10 shows the BB operation control settings.

Table 10. Alternate IF Control Register Settings

Auxiliary DACs

CDAC0 is enabled by ^a high value set for *cdac_en[0]*. Similarly, CDAC1 is enabled by ^a high value set for *cdac_en[1]*. A control DAC that is disabled is put into a low-power state.

The control DAC outputs are set by the control variable *cdac0_out* for CDAC0 and *CDAC1_OUT* for CDAC1. A value of zero generates ^a 0 output from the control DAC while ^a value of *4095* generates ^a full-scale output from the control DAC. Table 11 shows the CDAC operation control settings.

Table 11. CDAC Control Register Settings

Auxiliary ADC

The auxiliary ADC is an 8-bit successive approximation converter that is intended for low-speed, low-accuracy tasks such as system diagnostics. Any one of four input pins can be connected to the auxiliary ADC. The parameter *aux_adc_sel* is used to connect ^a particular input pin to the converter. This input multiplexer operates according to the following sequence:

- •aux adc sel = 0:
	- No aux ADC inputs are connected, all inputs high impedance
- •aux_adc_sel = 1 :
	- AUX_ADC0 pin connected to aux ADC
- •aux adc sel = 2:
- AUX_ADC1 pin connected to aux ADC
- $aux_adc_sel = 3$:
	- AUX_ADC2 pin connected to aux ADC
- • $aux_adc_sel = 4$:
	- AUX_ADC3 pin connected to aux ADC

A conversion in initiated by writing to register 39 with bit 15 (*aux_adc_trig*) high. The conversion time is 8704 MCLK cycles. At the end of the conversion *auc_adc_done* goes high and the result is returned in *aux_adc_out*. As an alternative to polling *aux_adc_done*, the AFE8221 can be configured to generate an interrupt when an auxiliary ADC conversion is completed. Table 12 shows the *aux_adc* operation control settings.

Table 12. AUX_ADC Control Register Settings

Master Clock Oscillator

The master clock oscillator supports third-overtone designs from 55 MHz to 75 MHz. It can also support fundamental operations in the 20-MHz to 30-MHz range. The recommended third-overtone circuit for third-overtone operation is shown in Figure 18 and [Table](#page-29-0) 13.

Figure 18. Third-Overtone Operation

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

Table 13. Third-Overtone Operation Recommendations

The master clock oscillator may be optionally divided down to provide ^a reference clock on the REFCLK pin. Control variable *refclk_en* enables the generation of the reference clock when high. Two variables, *refclk_hi* and *refclk_lo*, define the high and low periods of REFCLK in terms of MCLK cycles. REFCLK is high for *refclk_hi* cycles of MCLK, then low for *refclk_lo* periods of MCLK. REFCLK frequency is limited to integer submultiples of MCLK. Table 14 shows the *refclk* operation control settings.

Real-Time Clock Oscillator

The real-time clock oscillator supports crystals in the frequency range of 32.768 kHz through 150 kHz. The real-time clock module can be programmed to operate accurately with crystals in this frequency range.

The real-time clock oscillator output may be optionally output on the RTC_OUT pin when *rtc_oe* is set high. This option allows the real-time clock oscillator to be used as an alternate reference clock in the event that an acceptable frequency cannot be derived from MCLK. Table 15 shows the *rtc_oe* control setting.

I 2 C Master

The I²C Master interface uses control variables (as shown in [Table](#page-30-0) 16) and two 16-byte buffers to create I²C bus transactions compliant with the Philips I²C-Bus [Specification](http://www.esacademy.com/faq/i2c/general/i2cspecver.htm) Version 2.1. Both 7- and 10-bit addressing schemes are supported. Control variables supply address, data transfer direction, data burst length, and transaction control information to an I²C master engine. This engine handles the details of the I²C signaling and uses two 16-byte buffers to store data transferred during the transaction. A block diagram for this interface is illustrated in [Figure](#page-31-0) 19.

SCL clock rates are controlled using the *i2cm_clk_cycles* control variable given by Equation 24.

$$
f_{SCL} = \frac{f_{MCLK}}{4 \times i2 \text{cm_clk_cycles}}
$$
 (24)

The interface supports both standard and fast-mode clock rates of 100 kHz and 400 kHz, respectively. Although two pairs of SCL and SDA pins are provided, the pins share ^a common master function. Reprogramming of the *i2cm_if_select* variable should only be performed when the *i2cm_done* status is 1, indicating that all pending I 2 C transactions have completed and that it is safe to change the selected pair.

www.ti.com SBAS434-DECEMBER 2008

Table 16. I 2 C Control Register Settings

SBAS434-DECEMBER 2008 WWW.ti.com New York 2008

Figure 19. I 2 C Master Block Diagram

I 2 C Write Transactions

Write data must be stored in sequential locations in the write buffer starting at location zero. *i2cm_write_byte_ptr[3:0]* specifies one of the 16 memory locations where *i2cm_write_byte[7:0]* data will be written. An auto-increment feature permits the internal update of this pointer without specifying an offset for each byte after the first byte.

Once the desired write data are loaded into this memory, *i2cm_start_data_length[4:0]* must specify the number of bytes to write and *i2cm_start_rw* should be set to 0, indicating that write data will follow the address. *i2cm_10b_addr* should be set to select the desired 7- or 10-bit addressing scheme as described in the [Control](#page-39-0) Register [Assignments](#page-39-0) section of this document.

The write transaction is initiated by writing the slave address to *i2cm_slave_addr*. The host controller should poll the *i2cm_done* bit for ^a 1, indicating that the transaction has completed. The sequence of actions generated on the I²C bus are:

Start [→] Slave Addr [→] Write Data Burst [→] Stop

I 2 C Read Transactions

i2cm_start_data_length[4:0] must specify the number of bytes to read and *i2cm_start_rw* should be 1, indicating that read data will follow the address. *i2cm_10b_addr* specifies the addressing scheme.

The read transaction is initiated by writing the slave address to *i2cm_slave_addr*. The host controller should poll the *i2cm_done* bit for ^a 1, indicating the transaction has completed. Once completed, the read data can be extracted from the read buffer using the control variables *i2cm_read_ptr[3:0]* and *i2cm_read_byte[7:0]*. The sequence of actions generated on the bus are:

Start [→] Slave Addr [→] Read Data Burst [→] Stop

I 2 C Combined Format Transactions

The I²C specification describes combined write/read formats where a master initially transmits data to a slave and then reads data from the same slave. The *i2cm_use_sr* parameter is used to create ^a repeated START condition to support this format. By setting the *i2cm_use_sr* parameter to 1, the master interface can create the following sequence of actions:

Start [→] Slave Addr [→] Data Burst 1 [→]

Start [→] Slave Addr [→] Data Burst 2 [→] Stop

i2cm_start_data_length[4:0] and *i2cm_start_rw* control the data burst length and direction for DATA BURST 1. *i2cm_restart_data_length[4:0]* and *i2cm_restart_rw* control the data burst length and direction for DATA BURST 2. If the data direction is the same for both halves of the combined transaction, data are stored sequentially in the 16-byte buffer. Writing *i2cm_slave_addr* initiates the transaction.

I 2 C Data Bursts Greater than 16 Bytes

To create an I²C read or write burst greater than 16 bytes, the *i2cm_use_stop* parameter should be set to 0, causing the interface to pause between each burst of bytes transferred. This pause allows the host to either reload or empty the buffers, depending on the direction of data transfer.

After starting the transaction by writing *i2cm_slave_addr*, the *i2cm_holding* status bit should be monitored for ^a logic 1, indicating that the interface has completed the current set of byte transfers and is waiting for the host to continue. After reloading or emptying the buffers as needed, the host should rewrite *i2cm_slave_address* to continue the transfer for the next block of up to 16 bytes. For the final transfer of the long data burst, *i2cm_use_stop* must be set to 1 prior to re-writing the *i2cm_slave_address*. This configuration creates ^a normal STOP condition to properly terminate the transfer.

Interrupt Operation

As an alternative to polling the values of *i2cm_done* or *i2cm_use_stop*, the AFE8221 can be programmed to generate an interrupt when either of these values goes high.

Real-Time Clock

The real-time clock (RTC) is enabled by setting *rtc_en* to 1. While *rtc_en* is 0, the RTC oscillator continues to run but the RTC registers do not advance.

The RTC can operate with ^a range of oscillator frequencies up to 100 kHz. At the beginning of each second, 2x the value of *rtc_max_count* is loaded into the RTC crystal counter. This counter is decremented at the rate of the RTC oscillator until it hits zero, which generates ^a strobe that increments the seconds counter as well as re-initializes the RTC crystal counter. For ^a nominal 32.768-kHz clock crystal, *rtc_max_count* should be set to 16,384 (the default value); for ^a nominal 100-kHz crystal, *rtc_max_count* should be set to 50,000. [Table](#page-33-0) 18 illustrates the RTC control variable settings.

The RTC can be coarsely calibrated by adjusting the *rtc_max_count* to an appropriate value other than half the nominal crystal frequency. If finer calibration is required, compensation mode can be enabled by setting *rtc_comp_en* to 1. In compensation mode, the two's-complement value stored in *rtc_comp_val* is added to the one-second counter when it is re-initialized at the beginning of each hour; thus, the first second of each hour is lengthened or shortened depending on the sign of *rtc_comp_val*. The compensation can be applied to several seconds at the beginning of each hour; *rtc_comp_cnt* holds the number of seconds per hour to which the compensation is applied. By spreading the compensation out over ^a number of seconds, the impact on the length of any given second is minimized.

Setting and Reading the RTC

Because of the need to carefully synchronize any update of the RTC time registers (*rtc_seconds*, *rtc_minutes*, etc.), they must be written in ^a slightly different manner than the other control registers. Time registers must be written individually; after ^a particular register address is written, at least two clock cycles of the RTC oscillator must pass before another register write occurs. The MSB of each time register address can be polled to determine if it is safe to make another write: if the MSB is 1, the interface is still busy and ^a new write should not be initiated. If the MSB is 0, then the interface is ready to accept another write. There is no limitation on reading the time registers.

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

Note that all time register values are BCD-encoded. Also note that the *rtc_day_of_week* is ^a read-only value that is internally calculated from the *rtc_day*, *rtc_month*, and *rtc_year* registers. Ranges on the various time registers are shown in Table 17. When the rtc_mode changes, the real-time clock alarm settings should also be changed to reflect the new time format. For instance, an alarm setting of 1300 hours never generates an interrupt in 12-hour mode. This setting should be reset to 1:00 PM when the mode is changed to 12-hour mode.

Table 17. Time Register Ranges

Invalid combinations of *rtc_day* and *rtc_month* (trying to set February 30, for example) cause unpredictable behavior and should be avoided. The February 28/29 rollover variation based on leap year is automatically corrected for.

The RTC defaults to operate in 12-hour plus AM/PM mode. To operate in 24-hour mode (where the AM/PM bits are disabled) set *rtc_mode* to 1. Care must be taken when switching between AM/PM mode and 24-hour mode to avoid setting the time to ^a invalid value. See [Figure](#page-34-0) 20 and [Figure](#page-35-0) 21 for the proper procedures.

Real-Time Clock Alarm

The real-time clock alarm function can be used to generate an interrupt (or ^a wakeup interrupt) at ^a pre-programmed time. If the appropriate bit in an interrupt enable register is set, an interrupt will be generated when the values in the RTC time registers become equal to the values in the RTC alarm registers. The register settings are shown in Table 18.

Table 18. RTC Alarm Control Register Settings

GPIO

12 general-purpose I/O pins are provided, labeled GPIO0 through GPIO11. The direction of the 12 GPIO pins can be independently set through control variable *gpio_oe(11:0)*. A pin is an input if the corresponding bit of *gpio_oe* is 0; ^a pin is an output if the corresponding bit of *gpio_oe* is 1.

The control variable *gpio(11:0)* serves different functions, depending on whether it is read from or written to. A read operation from *gpio* returns the logic state of the eight GPIO pins regardless of their direction. A write to *gpio* sets the output state of the GPIO pins if they are configured as outputs; there is no effect if the pin is configured as an input. Note that the write value of *gpio* is stored in ^a register, so that if ^a GPIO pin is changed from an input to an output its logic state is set by the stored value of *gpio*. [Table](#page-36-0) 21 shows the *gpio* control variable settings.

www.ti.com SBAS434-DECEMBER 2008

The GPIO inputs can be optionally debounced if an RTC oscillator is running. Debouncing is controlled by

gpio_delay, which is divided into 12 2-bit fields, each controlling ^a particular GPIO input according to Table 19.

Figure 20. Procedure for Updating RTC Hour When Going from 12-Hour Mode to 24-Hour Mode

TEXAS INSTRUMENTS

Figure 21. Procedure for Updating RTC Hour When Going from 24-Hour Mode to 12-Hour Mode

The debounce circuitry uses ^a clock divided from the RTC oscillator, with ^a debounce clock frequency given by Equation 25.

$$
f_{DEBOUNCE} = \frac{f_{RTC}}{2^{2 \times \text{GPO_DEBOUNCE_FREG} + 1}}
$$
(25)

If debounce is enabled, then in order for ^a GPIO input to change value (and possibly generate an interrupt if so programmed) it must remain stable for the number of debounce clock cycles (zero to three) given in the appropriate field of *gpio_delay.*

WWW.ti.com SBAS434-DECEMBER 2008

Table 20. General RTC Control Register Settings

Table 21. GPIO Control Register Settings

Alternate Registers (GPIO and Input Attenuator)

If some of the GPIO pins on the AFE8221 are to be used to control the gain of ^a tuner, it may be desirable to change the GPIO values at the same time as the input attenuation to the DDC. To make this process more deterministic, the control parameters *gpio*, *ddc0_atten*, and *ddc1_atten* can be accessed through the alternate control register addresses of 96 and 97. By writing to register 96, *gpio* and *ddc0_atten* can be changed in ^a single register write; by writing to register 97, *gpio* and *ddc1_atten* can be changed in ^a single register write. Table 22 shows the operation control settings for these parameters.

Table 22. Alternate GPIO and DDC Control Register Settings

Interrupt Generators

There are three programmable interrupt pins; IRQ0, IRQ1, and IRQ2. Only the operation of IRQ0 is described here; IRQ1 and IRQ2 are programmed in the same way, using different control variables.

Interrupts can be generated from various sources. Interrupt generation is enabled through *irq0_en*, as [Table](#page-37-0) 23 shows.

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

Table 23. Interrupt Generation

Setting ^a bit of *irq0_en* allows the generation of an interrupt for the corresponding event. All three IRQ generators run on the master clock (MCLK). When an interrupt event occurs on ^a given source signal, ^a value of 1 is written to the corresponding bit of *irq0_status*. This value is held in *irq0_status* until it is explicitly cleared by writing ^a 0 to the appropriate bit of *irq0_status*. A typical sequence upon receipt of an interrupt would be to poll *irq0_status* to determine the source of the interrupt, take whatever system action is appropriate, and then clear *irq0_status*.

Changes to any of the GPIO pins can also be programmed as interrupts. GPIO pin events are defined as changes from low to high or from high to low, depending on whether the corresponding bit in *irq0_gpio_edge* is high or low. GPIO interrupts are enabled by setting the corresponding bit in *irq0_gpio_en*; they are identified and cleared by reading and writing the corresponding bit in *irq0_gpio_status*.

The behavior of the IRQ0 pin is determined by *irq0_sense*. When *irq0_sense* is 0, IRQ0 is normally low and goes high on an unmasked interrupt event. When *irq0_sense* is 1, IRQ0 is normally high and goes low on an unmasked interrupt event. Table 24 shows the *irq0*, *irq1*, and *irq2* operations control settings.

Table 24. IRQ Control Register Settings

Wakeup Interrupt Generator

The WAKEUP interrupt generator functions in the same way as the IRQ generators with the following exceptions:

- 1. The WAKEUP generator runs on the RTC clock instead of MCLK;
- 2. The WAKEUP generator operates when the AFE is in low-power mode, whereas the IRQ generators do not; and
- 3. The interrupt sources for the WAKEUP interrupt generator are slightly different.

Table 25 shows the wakeup control settings. Table 26 shows the generator functions.

Table 25. Wakeup Control Register Settings

Table 26. WAKEUP Interrupt Generator

Control Register Assignments

Table 27. Control Registers

www.ti.com SBAS434-DECEMBER 2008

www.ti.com SBAS434-DECEMBER 2008

www.ti.com SBAS434-DECEMBER 2008

www.ti.com SBAS434-DECEMBER 2008

www.ti.com SBAS434-DECEMBER 2008

www.ti.com SBAS434-DECEMBER 2008

[AFE8221-Q1](http://focus.ti.com/docs/prod/folders/print/afe8221-q1.html)

WWW.ti.com SBAS434-DECEMBER 2008

MECHANICAL DATA

RFP (S-PQFP-G144)

PowerPAD ™ PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion C.
- ⚠ This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

SBAS434-DECEMBER 2008 www.ti.com www.titi.com

MECHANICAL DATA

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4206900/B 10/07

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AFE8221-Q1 :

• Catalog: [AFE8221](http://focus.ti.com/docs/prod/folders/print/afe8221.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

RFP (S-PQFP-G144)

PowerPAD[™] PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

$\overline{\mathsf{RFP}}$ (S-PQFP-G144)

PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

 $\overline{\langle \underline{\mathsf{R}} \rangle}$ Tie strap features may not be present

PowerPAD is a trademark of Texas Instruments.

RFP (S-PQFP-G144)

PowerPAD[™] PLASTIC QUAD FLATPACK

NOTES: A_{1} All linear dimensions are in millimeters.

- This drawing is subject to change without notice. **B.**
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

Authorized Distribution Brand:

Website:

Welcome to visit www.ameya360.com

Contact Us:

Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

Sales: \mathbf{w}

- Direct +86 (21) 6401-6692
- Email amall@ameya360.com
- QQ 800077892
- Skype ameyasales1 ameyasales2

Customer Service:

Email service@ameya360.com

Partnership: $\mathcal{P}^{\mathcal{C}}$

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com