

## DS3922


## High-Speed Current Mirror and Integrated FETs for DC-DC Controller

### General Description

The DS3922 high-speed current mirror integrates high-voltage devices necessary for monitoring the burst mode receive power signal in avalanche photodiode (APD) biasing and OLT applications. The device has two small and one large gain current mirror outputs to monitor the APD current. An adjustable current clamp limits current through the APD. The clamp also features an external shutdown. An integrated FET is also provided that can be used to quickly clamp the high-voltage bias to ground in the case of high optical input power. Integrated low-voltage FET circuits can be used to create buck, boost, and inverting DC-DC converters for efficient laser bias and EML bias applications.

The DS3922 is available in a 24-pin TQFN package and operates over an extended  $-40^{\circ}\text{C}$  to  $+95^{\circ}\text{C}$  temperature range.

### Block Diagram



### Benefits and Features

- Accurate Burst-Mode RSSI Measurement with Two Current Mirror Outputs Improves Dynamic Range
  - $-32\text{dBm}$  to  $-5\text{dBm}$  Optical Input Range
  - $\pm 0.5\text{dB}$  Accuracy
  - Sampling Period as Short as 300ns
  - Pin Discharge Option
- Low-Noise APD Bias with Shutdown Options Reduces Receiver Sensitivity
  - 15V to 76V APD Bias
  - External Capacitor Connection for Controlled RC Time Constant of APD Voltage Filter
  - Current Clamp with Adjustable Limit and External Shutdown with Limit Status
  - High-Voltage Switch FET for APD Fast Shutdown
- Supports Additional DC-DC Functions
  - Low-Voltage Synchronous Buck FETs for Efficient DFB Bias
  - Low-Voltage pMOSFET for Generating Negative Bias Voltage for EMLs
- Small Package Reduces Total Solution Size and Cost
  - 3.5mm x 3.5mm, 24-Pin TQFN Package with Exposed Pad

### Applications

- Avalanche Photodiode (APD) Monitoring
- GPON OLT
- 10GPON OLT
- EML Bias
- 10G EPON

**Ordering Information** appears at end of data sheet.

For related parts and recommended products to use with this part, refer to [www.maximintegrated.com/DS3922.related](http://www.maximintegrated.com/DS3922.related).

## Absolute Maximum Ratings

Voltage on HVD, MIRIN, MIRCAP, and

MIROUT Relative to HVGND ..... -0.3V to +79V

Voltage on MIROUT Relative to HVGND ... -0.3V to ( $V_{MIRIN} + 0.3V$ )

Voltage on LVOUT1 Relative

to LVGND ..... -0.3V to ( $V_{LVCC} + 0.3V$ )

Voltage on LVOUT2 Relative to LVGND ... -4V to ( $V_{LVCC} + 0.3V$ )

Voltage on LVOUT3 Relative to LVGND ..... -0.3V to +5V

Voltage on LVCC Relative to  $V_{CC}$  .....  $\pm 0.1V$

Voltage on All Other Pins

Relative to GND ..... -0.3V to ( $V_{CC} + 0.3V$ ) not to exceed +4V

Continuous Power Dissipation ( $T_A = +70^\circ C$ )

TQFN (derate 15.4mW/ $^\circ C$  above  $+70^\circ C$ ) ..... 1228.9mW

Storage Temperature Range .....  $-55^\circ C$  to  $+135^\circ C$

Lead Temperature (soldering, 10s) .....  $+300^\circ C$

Soldering Temperature, Lead(Pb)-Free Reflow .....  $+260^\circ C$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal Characteristics (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) .....  $5.4^\circ C/W$

Junction-to-Case Thermal Resistance ( $\theta_{JC}$ ) .....  $65.1^\circ C/W$

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Electrical Characteristics

( $V_{MIRIN} = 15V$  to  $76V$ ,  $V_{CC} = 2.85V$  to  $3.63V$ ,  $T_A = -40^\circ C$  to  $+95^\circ C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Voltage Supply	$V_{CC}$		2.85		3.63	V
Low-Voltage Current	$I_{CC}$	(Note 3)		1.5	3.0	mA
MIRIN Quiescent Current	$I_{MIRIN}$	$V_{MIRIN} = 60V$ , $ISRC/SHDN = 30k\Omega$ to GND		1	2	mA
				3.2	4.5	
MIRIN Voltage	$V_{MIRIN}$		15		76	V
HV FET Turn-On Time	$t_{ON:HV}$	$V_{DHF}$ falling from 90% to 10% of peak voltage		30		ns
HV FET On-Resistance	$R_{DSONHV}$	$V_{GS} = 3.0V$ , $I_D = 170mA$		0.85	2	$\Omega$
HVG Voltage	$V_{GSHV}$		0		$V_{CC} + 0.3$	V
HVD Voltage	$V_{DHF}$				76	V
HVD Leakage	$I_{ILHV}$		-1		+1	$\mu A$
Logic Input Thresholds: HVG, LVIN1, LVIN2, LVIN3	$V_{IL}$				$0.25 \times V_{CC}$	V
	$V_{IH}$		$0.65 \times V_{CC}$			
ISRC/SHDN Threshold	$V_{IL SHDN}$	Note: Compatible with 2.5V and 3.3V CMOS logic levels			1.4	V
	$V_{IH SHDN}$		$V_{CC} - 0.2$			
ISRC/SHDN Resistor	$R_{ISRC}$	(Note 4)	29.7	30	30.3	k $\Omega$

## Electrical Characteristics (continued)

(V<sub>MIRIN</sub> = 15V to 76V, V<sub>CC</sub> = 2.85V to 3.63V, T<sub>A</sub> = -40°C to +95°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Maximum MIROUT Current	I <sub>CLAMP</sub>	ISRC/SHDN = low	R <sub>LIM</sub> = 40kΩ	1.37	2.1	3.21	mA
			R <sub>LIM</sub> = 25kΩ	2.55	3.3	4.45	
		ISRC/SHDN = high		0.01			
MIROUT Capacitive Load	C <sub>MIROUT</sub>	Total capacitance on MIROUT to achieve accuracy specification		330		500	pF
Logic Output Levels: $\overline{\text{ILIMS}}$	V <sub>OH</sub>	I $\overline{\text{LIMS}}$ = +2mA		V <sub>CC</sub> - 0.4			V
	V <sub>OL</sub>	I $\overline{\text{LIMS}}$ = -2mA				0.4	
$\overline{\text{ILIMS}}$ Output Time	t $\overline{\text{ILMS}}$	(Note 5)		1			μs
IOUT-to-MIROUT Ratio	K <sub>IOUT</sub>	I <sub>MIROUT</sub> = 1mA		0.090	0.100	0.110	A/A
VIP1-to-MIROUT Ratio	K <sub>VIP1</sub>	I <sub>MIROUT</sub> = 1mA		0.720	0.800	0.880	A/A
VIP2-to-MIROUT Ratio	K <sub>VIP2</sub>	I <sub>MIROUT</sub> = 1mA		0.180	0.200	0.220	A/A
K <sub>IOUT</sub> , K <sub>VIP1</sub> , and K <sub>VIP2</sub> Voltage Variation	K <sub>VAR</sub>	V <sub>MIRIN</sub> = 40V ±10%			±0.3	±2.5	%
Mirror Voltage-Drop Monitor Load Capacitance	V <sub>APDV:CAP</sub>	External capacitance required on APDV		50		250	pF
Mirror Voltage-Drop Monitor Output Voltage Variance	V <sub>APDV:VAR</sub>	V <sub>MIRIN</sub> = 40V ±10%		-1%		+1%	V
Mirror Voltage Drop	V <sub>MIRIN</sub> - V <sub>MIROUT</sub>	Current limit not exceeded, V <sub>SHDN</sub> = 0V, I <sub>MIRIN</sub> = 1mA		4			V
Mirror Voltage Drop vs. Current Change	(V <sub>MIROUT</sub> 10μA - V <sub>MIROUT</sub> 2.5mA)			40		110	mV
Shutdown Temperature	T <sub>SHDN</sub>			150			°C
Hysteresis Temperature	T <sub>HYS</sub>			20			°C
VIP1 Offset Current	I <sub>VIP1OFF</sub>	R <sub>ISRC</sub> = 30kΩ		20		40	μA
VIP2 Offset Current	I <sub>VIP2OFF</sub>	R <sub>ISRC</sub> = 30kΩ		19		30	μA
IOUT Offset Current	I <sub>IOUTOFF</sub>	R <sub>ISRC</sub> = 30kΩ		18		25	μA

### Low-Voltage FET Parameters

( $V_{LVCC} = 2.85V$  to  $3.63V$ ,  $T_A = -40^{\circ}C$  to  $+95^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LVFET1P On-Resistance	LV1P <sub>ON</sub>	$V_{LVCC} = 3.3V$		1		$\Omega$
LVFET1N On-Resistance	LV1N <sub>ON</sub>	$V_{LVCC} = 3.3V$		1		$\Omega$
LVFET2P On-Resistance	LV2P <sub>ON</sub>	$V_{LVCC} = 3.3V$		1.5		$\Omega$
LVFET3N On-Resistance	LV3N <sub>ON</sub>	$V_{LVCC} = 3.3V$		1		$\Omega$
LVOUT1 Voltage	LVOUT1			LVGND to $V_{LVCC}$		V
LVOUT2 Voltage	LVOUT2			-3.7 to $V_{LVCC}$		V
LVOUT3 Voltage	LVOUT3			LVGND to +4		V

**Note 2:** Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage rating are guaranteed by design and characterization.





**Note 3:** ISRC/SHDN: Not connected. HV FET: 250kHz driven by 100 $\Omega$  source with 2.97V square wave. HVD connected to GND.

**Note 4:** External resistor connected to GND. This value guarantees accuracy of the DS3922.


**Note 5:** Resistor connected to RLIM for 1mA clamp limit.  $I_{MIROUT}$  step from 10 $\mu A$  to 10mA. Time measured from  $I_{MIROUT}$  step to  $I_{MIROUT} < 1.1mA$ . See the [Typical Application Circuit](#):  $C_{11} = 47pF$ ,  $C_1 = C_2 = 0.1\mu F$ ,  $V_{C1} = 30V$ ;  $R_1 = 100\Omega$ .

Typical Operating Characteristics

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1	V <sub>CC</sub>	Digital 3.3V (Nominal) Supply
2	AVCC	Analog 3.3V (Nominal) Supply
3	VIP2	20% Current Mirror Output. Connect to resistor to ground.
4	VIP1	80% Current Mirror Output. Connect to resistor to ground.
5	IOUT	10% Current Mirror Output. If not used, do not connect.
6	LVIN1	Digital Input. Connect to an external PWM output to create buck DC-DC converter. Controls output LVOUT1.
7	LVOUT1	Push-Pull Output
8	LVOUT2	Open-Drain pMOS Output. This output does not have a diode connection to LVGND and can go a few volts below LVGND for inverter application.
9	LVCC	Low-Voltage Supply Voltage
10	LVGND	Low-Voltage Ground
11	LVOUT3	Open-Drain nMOS Output
12	LVIN2	Digital Input. Connect to an external PWM output to create buck or inverting DC-DC converter. Controls output LVOUT2.
13	LVIN3	Digital Input. Connect to an external PWM output to boost DC-DC converter. Controls output LVOUT3.
14	GND	Ground

## Pin Description (continued)

PIN	NAME	FUNCTION
15	ISRC/SHDN	Dual-purpose pin: ISRC: A resistor connected to this pin controls the amount of current flowing through a current source connected to MIROUT. <b>Note:</b> During this mode of operation, the microcontroller pin (if connected) should be high impedance. SHDN: If pulled high, sets MIROUT to high impedance.
16	ILIMS	Current-Limit Status. Active-low signal indicating that the current-limit threshold is exceeded.
17	APDV	APD Voltage Monitor. Provides output voltage used to calculate the voltage on the APD.
18	RLIM	Resistor Limit. Connect resistor between RLIM and GND to set the current clamp limit.
19	MIROUT	Current Mirror Output. Connect to the APD.
20	HVG	High-Voltage nMOS FET Gate. Connect to ground if not used.
21	MIRCAP	Mirror Filter. Connect external capacitor to filter voltage at MIROUT.
22	MIRIN	Current Mirror Input. Connect to high-voltage supply.
23	HVGND	High-Voltage nMOS FET Source
24	HVD	High-Voltage nMOS FET Drain. Connect to HVGND if not used.
—	EP	Exposed Pad. Connect to ground with a minimum of nine vias for thermal conductivity improvement. It is acceptable to use a solder mask between the IC and the ground pad. However, using a solder mask between the IC and the ground pad may cause thermal conductivity issue. It is not necessary to electrically connect the exposed pad to ground.

## Typical Application Circuit





## Detailed Description

The DS3922 contains high-voltage (HV) components required to monitor the APD bias current. The device's mirror outputs are a current that is a precise ratio of the output current across a large dynamic range. The mirror response time is fast enough to comply with GPON Rx burst-mode monitoring requirements. The device has a built-in current-limiting feature to protect APDs. This current limit is adjustable using an external resistor. The APD current can also be shut down by ISRC/SHDN or thermal shutdown. The internal HV FET may be used as a fast APD shutdown. Low-voltage FETs can be used to create various DC-DC converters.

### Current Mirrors

The device includes three current mirrors, as shown in Figure 1. One is a 10:1 (10%) mirror connected at IOUT. The other two are a 1.25:1 (80%) and the 5:1 (20%) mirror connected to VIP1 and VIP2. On pins VIP1 and VIP2, resistors to ground should be selected such that the maximum voltage should be below the external ADC full scale. For example, if the maximum monitored current through the APD is 1mA, the mirror is 1.25:1 ratio, and then the correct resistor is approximately 780Ω for the external ADC having full scale of 0.625V.

### Current Mirror Filter




Figure 1. Current Mirrors

The device includes a filter to stabilize the MIROUT voltage. An external capacitor must be connected to the MIRCAP pin.

### Current Source for Mirror Bias

The current mirror response time is improved by providing a continuous current source. This source is adjustable by changing the resistor connected to the ISRC/SHDN pin. However, only one value is allowed to guarantee performance (see the [Electrical Characteristics](#) section):

$$ISRC = (6/R_{ISRC}) \pm 6\%$$

### Current Mirror Voltage-Drop Monitor

The device includes a voltage monitor that indicates the voltage drop across the current mirror. This signal is output on APDV. This signal should be used to accurately maintain the correct APD bias voltage in conjunction with the feedback resistors for the APD bias boost converter:

$$APDV = (V_{MIRIN} - V_{MIROUT})/2$$

### Current Clamp

The device has a current-clamping circuit to protect the APD by limiting the amount of current from MIROUT. The current limit is defined by a resistor connected between RLIM and ground. A larger R<sub>LIM</sub> results in a lower current clamp limit (see the [Electrical Characteristics](#) table).

### Shutdown

The MIROUT output can be set to a high-impedance state using the ISRC/SHDN pin, effectively disabling the APD. The ISRC/SHDN pin is active high.

### Low-Voltage FETs

These FETs can be used to create DC-DC converters for EML bias, high-efficiency DFB bias, and other possible applications.

### High-Voltage Switching FET

An HV switching FET is included to optionally be used to quickly turn off the bias voltage to the APD. The strong HV FET can quickly discharge the capacitance on the MIRIN pin..

## Applications Information

### Layout Considerations

Proper PCB layout helps to reduce switching noise in the system. Keeping all PCB traces as short as possible reduces radiated noise, stray capacitance, and trace resistance.

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS3922T+	-40°C to +95°C	24 TQFN-EP**
DS3922T+T*	-40°C to +95°C	24 TQFN-EP**

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*Second T denotes tape and reel. First T denotes package type.

\*\*EP = Exposed pad.

## Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
24 TQFN-EP	T243A3+1	<a href="#">21-0188</a>	<a href="#">90-0122</a>

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/14	Initial release	—
1	3/15	Revised recommended usage of HV FET. Revised <i>General Description</i> , <i>Features</i> , <i>Applications</i> , <i>Pin Description</i> , <i>Detailed Description</i> , and <i>Typical Application Circuit</i> . Updated <i>Benefits and Features</i> section.	1, 7–10

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at [www.maximintegrated.com](http://www.maximintegrated.com).

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit [www.ameya360.com](http://www.ameya360.com)

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd  
Minhang District, Shanghai , China

➤ Sales :

Direct     +86 (21) 6401-6692  
  
Email        amall@ameya360.com  
  
QQ            800077892  
  
Skype        ameyasales1 ameyasales2

➤ Customer Service :

Email        service@ameya360.com

➤ Partnership :

Tel            +86 (21) 64016692-8333  
  
Email        mkt@ameya360.com