

Data sheet acquired from Harris Semiconductor SCHS025D – Revised October 2003

CMOS Dual 4-Stage Static Shift Register

With Serial Input/Parallel Output

High-Voltage Types (20-Volt Rating)

■ CD4015B consists of two identical, independent, 4-stage serial-input/paralleloutput registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line, Register expansion to 8 stages using one CD4015B package, or to more than 8 stages using additional CD4015B's is possible.

The CD4015B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4015B Types

Features:

- Fully static operation
- 8 master-slave flip-flops plus input and output buffering
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range;
 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =


2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V


Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Serial-input/parallel-output data queueing
- Serial to parallel data conversion
- General-purpose register



TERMINAL DIAGRAM






Fig. 1 - Logic diagram (1 register).

CD4015B Types

| MAXIMUM RATINGS, Absolute-Maximum Values: | |
|--|-------|
| DC SUPPLY-VOLTAGE RANGE, (VDD) | |
| Voltages referenced to V _{SS} Terminal)0.5V to | +20V |
| INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} + | -0.5V |
| DC INPUT CURRENT, ANY ONE INPUT | 0mA |
| POWER DISSIPATION PER PACKAGE (PD): | |
| For T _A = -55°C to +100°C | 0mW |
| For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200 | 0mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR | |
| FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) | 0mW |
| OPERATING-TEMPERATURE RANGE (TA)55°C to +12 | 25°C |
| STORAGE TEMPERATURE RANGE (Tstg)65°C to +15 | |
| LEAD TEMPERATURE (DURING SOLDERING): | |
| At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +26 | 50C |

AMMENT TEMPERATURE (T_A)=25°C-1 30 GATE-TO-SOURCE VOLTAGE (V_{GS})=15 V - 10 V - 10

Fig. 2 — Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | | V _{DD} | LIF | LIMITS | | |
|--|---------------------------------------|-----------------|-----------------|--|-------|--|
| | · · · · · · · · · · · · · · · · · · · | (V) | Min. | Max. | UNITS | |
| Supply-Voltage Range (For T _A Temperature Range) | = Full Package- | | 3 | 18 | v | |
| Clock Pulse Width, | t _W CL | 5 10 15 | 180 80 50 | | ns | |
| Clock Rise and Fall Time, | t _r CL, t _f CL | 5 10 15 | _ | 15 6 2 | μs | |
| Clock Input Frequency, | ^f CL | 5 10 15 | DC | 3 6 8.5 | MHz | |
| Data Setup Time, | ^t su | 5 10 15 | 70 40 30 | - - :-:::::::::::::::::::::::::::::::: | ូកទ | |
| Reset Pulse Width, | t _W R | 5 10 15 | 200 80 60 | <u>-</u> - - | | |





Fig. 3 — Minimum output low (sink) current characteristics.



g. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical transition time as a function of load capacitance.





Fig. 7 — Typical propagation delay time as a function of load-capacitance.

CD4015B Types

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER- ISTIC | CONDITIONS | | | LIMITS AT INDICATED TEMPERATURES (°C | | | | | | (°C) | UNITS | | |
|----------------------------------|------------|------------|------------------------|--------------------------------------|-------|-------|-------|-------|-------------|------|-------|--|--|
| 13116 | Vo (V) | VIN (V) | V _{DD} (V) | 55 | -40 | +85 | +125 | Min. | +25 Typ. | Max. | | | |
| Quiescent Device | - | 0,5 | 5 | 5 | 5 | 150 | 150 | _ | 0.04 | 5 | | | |
| Current, | - | 0,10 | 10 | 10 | 10 | 300 | 300 | | 0.04 | 10 | | | |
| IDD Max. | _ | 0,15 | 15 | 20 | 20 | 600 | 600 | - | 0.04 | 20 | μА | | |
| | 2 | 0,20 | 20 | 100 | 100 | 3000 | 3000 | | 0.08 | 100 | | | |
| Output Low | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | _ | | | |
| (Sink) Current | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | _ | | | |
| IOL Min. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | - | | | |
| Output High | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | _ | mA | | |
| (Source) Current, IOH Min. | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | - | | | |
| | 9.5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | _ | | | |
| IOH wiii. | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | - | | | |
| Output Voltage: | _ | 0,5 | 5 | | 0 | .05 | | _ | 0 | 0.05 | | | |
| Low-Level, | _ | 0,10 | 10 | | 0.05 | | - | 0 | 0.05 | 1 | | | |
| VOL Max. | | 0,15 | 15 | | 0 | .05 | | - | 0 | 0.05 | 1 v | | |
| Output Voltage: | _ | 0,5 | 5 | | 4 | .95 | | 4.95 | 5 | _ | | | |
| High-Level, | | 0,10 | 10 | 9.95 9.95 10 - | | | | | - | 1 I | | | |
| VOH Min. | _ | 0,15 | 15 | | 14 | .95 | | 14.95 | 15 | - | | | |
| Input Low | 0.5, 4.5 | _ | 5 | | 1 | 1.5 | | - | _ | 1.5 | | | |
| Voltage, | 1, 9 | | 10 | | | 3 | | _ | | 3 | | | |
| VIL Max. | 1.5,13.5 | _ | 15 | | | 4 | | - | | 4 | | | |
| Input High | 0.5, 4.5 | _ | 5 | | | 3.5 | | 3.5 | _ | | \ \ \ | | |
| Voltage, | 1, 9 | | 10 | | | 7 | | 7 | | _ | | | |
| VIH Min. | 1.5,13.5 | | 15 | | | 11 | | 11 | - | _ | | | |
| Input Current IIN Max. | _ | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | | ±10-5 | ±0.1 | μΑ | | |



Photograph of Chip Layout for CD4015B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

CD4015B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{\rm A}$ = 25° C, Input $t_{\rm r},t_{\rm f}$ = 20 ns, $C_{\rm L}$ = 50 pF, $R_{\rm L}$ = 200 $k\Omega$

| CHARACTERISTIC | TEST CONDITIONS | | LIMITS | | LIMITO |
|--|---------------------|----------|--------|------|---------------------------------------|
| CHARACTERISTIC | V _{DD} (V) | MIN. | TYP. | MAX. | UNITS |
| CLOCKED OPERATION | | | | | <u> </u> |
| Propagation Delay Time, | 5 | _ | 160 | 320 | |
| T _{PHL} , T _{PLH} | 10 | | 80 | 160 | |
| | 15 | — | 60 | 120 | |
| | 5 | _ | 100 | 200 | |
| Transition Time, t _{THL} , t _{TLH} | 10 | _ | 50 | 100 | ns |
| | 15 | _ | 40 | 80 | |
| Minimum Clock Pulse | 5 | _ | 90 | 180 | |
| Width, twCL | 10 | - | 40 | 80 | |
| , | 15 | — | 25 | 50 | |
| Clock Rise and Fall Time, | 5 | _ | _ | 15 | |
| t _r CL, t _f CL* | 10 | _ | _ | 6 | μs |
| | 15 | | l – | 2 | |
| Minimum Data Setup Time, | 5 | | 35 | 70 | |
| tSU | 10 | | 20 | 40 | |
| | - 15 | | 15 | 30 | |
| | 5 | | - | 0 | ns |
| Minimum Data Hold Time, t _H | 10 | _ | - | 0 | |
| | 15 | _ | | 0 | |
| Maximum Clock Input | 5 | 3 | 6 | | |
| Frequency, fcL | 10 | 6 | 12 | _ | MHz |
| | 15 | 8.5 | 17 | _ | |
| Input Capacitance, C _{IN} | Any Input | | 5 | 7.5 | pF |
| RESET OPERATION | | | | | · · · · · · · · · · · · · · · · · · · |
| Propagation Delay Time, | 5 | | 200 | 400 | |
| TPHL, TPLH | 10 | | 100 | 200 | |
| | 15 | _ | 80 | 160 | |
| Minimum Reset Pulse Width, | 5 | _ | 100 | 200 | ns |
| twR | 10 | _ | 40 | 80 | |
| | 15 | _ | 30 | 60 | |

^{*}If more than one unit is cascaded t.CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 8 – Typical power dissipation as a function of frequency.




Fig. 9 - Power dissipation test circuit.




Fig. 10 — Quiescent device current test circuit.




Fig. 11 - Input voltage test circuit.




Fig. 12 - Input current test circuit.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| CD4015BE | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD4015BEE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD4015BF | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| CD4015BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| CD4015BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BM96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BM96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BM96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BMG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BMT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BMTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BMTG4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BPWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BPWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4015BPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4015BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4015BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type Package Drawing | | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|------------|------------------------------|----|------|------|-------------|------------|-------------|--|
| CD4015BM96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 | |
| CD4015BPWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 | |

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/medical Interface interface.ti.com Medical www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com