

FEATURES

Ease of use—16-bit, 1 MSPS complete data acquisition system High impedance, 8-channel input: >500 MΩ Differential input voltage range: ±24.576 V maximum High input common-mode rejection: >100 dB User-programmable input ranges Channel sequencer with individual channel gains On-chip 4.096 V reference and buffer Auxiliary input—direct interface to PulSAR ADC inputs No latency or pipeline delay (SAR architecture) Serial 4-wire, 1.8V to 5 V SPI-/SPORT-compatible interface LFCSP package (6 mm × 6 mm) −40°C to +85°C industrial temperature range

APPLICATIONS

Multichannel data acquisition and system monitoring Process control Power line monitoring Automated test equipment Instrumentation

GENERAL DESCRIPTION

Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) is a complete 16-bit, 1 MSPS, successive approximation–based analog-to-digital data acquisition system, which is manufactured on Analog Devices, Inc., proprietary *i*CMOS® high voltage industrial process technology. The device integrates an 8-channel, low leakage multiplexer; a high impedance programmable gain instrumentation amplifier (PGIA) stage with high common-mode rejection; a precision, low drift 4.096 V reference

16-Bit, 1 MSPS, 8-Channel Data Acquisition System

Data Sheet **[ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf)**

and buffer; and a 16-bit charge redistribution analog-to-digital converter (ADC) with successive approximation register (SAR) architecture. The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) can resolve eight single-ended inputs or four fully differential inputs up to \pm 24.576 V when using ±15 V supplies. In addition, the device can accept the commonly used bipolar differential, bipolar single-ended, pseudo bipolar, or pseudo unipolar input signals, as shown in [Table 1,](#page-0-0) thus enabling the use of almost any direct sensor interface.

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) simplifies design challenges by eliminating signal buffering, level shifting, amplification/attenuation, common-mode rejection, settling time, and any other analog signal conditioning challenge while allowing a smaller form factor, faster time to market, and lower cost.

Table 1. Typical Input Range Selection

¹ Se[e Figure 59](#page-26-0) an[d Figure 60](#page-26-1) in the Analog Inputs section for more information.

FUNCTIONAL BLOCK DIAGRAM

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADAS3022.pdf&product=ADAS3022&rev=C) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registeredtrademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012–2014 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

IMPORTANT LINKS for the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf&p0=)*****

Last content update 02/10/2014 01:30 pm

* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet.
Note: Dynamic changes to the content on this page (labeled 'Important Links') does not
constitute a change to the revision nu

TABLE OF CONTENTS

REVISION HISTORY

2/14—Rev. B to Rev. C

4/13—Rev. A to Rev. B

1/13—Rev. 0 to Rev. A

11/12—Revision 0: Initial Version

SPECIFICATIONS

VDDH = 15 V ± 5%, VSSH = -15 V ± 5%, AVDD = DVDD = 5 V ± 5%, VIO = 1.8 V to AVDD, internal reference, VREF = 4.096 V, $\rm{f}_{\rm{S}} = 1$ MSPS. All specifications $\rm{T}_{\rm{MIN}}$ to $\rm{T}_{\rm{MAX}}$ unless otherwise noted.

ADAS3022 Data Sheet

Data Sheet **ADAS3022**

ADAS3022 Data Sheet

¹ LSB means least significant bit and changes depending on the voltage range. See the Programmable Gain section for the LSB size. ² The common-mode voltage (V_{CM}) range for a PGIA gain of 0.16 or 0.2 is 0 V.

³ All ac accuracy specifications expressed in decibels are referred to a full-scale input FSR and tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

⁴ This is the output from the internal band gap reference.

⁵ There is no pipeline delay. Conversion results are available immediately after a conversion is complete.

⁶ The differential input common-mode voltage (V_{CM}) range changes according to the maximum input range selected and the high voltage power supplies (VDDH and VSSH). Note that the specified operating input voltage of any input pin requires 2.5 V of headroom from the VDDH and VSSH supplies; therefore, (VSSH + 2.5 V) \leq $INx/COM \leq (VDDH - 2.5 V).$

TIMING SPECIFICATIONS

VDDH = 15 V ± 5%, VSSH = -15 V ± 5%, AVDD = DVDD = 5 V ± 5%, VIO = 1.8 V to AVDD, internal reference, VREF = 4.096 V, $f_s = 1$ MSPS. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.

¹ Exceeding the maximum time has an effect on the accuracy of the conversion (see th[e Conversion Modes](#page-30-0) section).

Figure 2. Load Circuit for Digital Interface Timing

ADAS3022 Data Sheet

NOTES

1. DATA ACCESS CAN OCCUR DURING A CONVERSION (t_{DDC}), AFTER A CONVERSION (t_{DAC}), OR BOTH DURING AND AFTER A CONVERSION.
THE CONVERSION RESULT AND THE CFG REGISTER ARE UPDATED AT THE END OF A CONVERSION (EOC).

2. DATA ACCESS CAN ALSO OCCUR UP TO ${\rm t_{DDCA}}$ WHILE BUSY IS ACTIVE (SEE THE DIGITAL INTERFACE SECTION FOR DETAILS). ALL OF THE BUSY TIME CAN BE USED TO ACQUIRE DATA.

3. A TOTAL OF 16 SCK FALLING EDGES IS REQUIRED FOR A CONVERSION RESULT. AN ADDITIONAL 16 EDGES ARE REQUIRED TO READ BACK THE CFG RESULT ASSOCIATED WITH THE CURRENT CONVERSION.

4. CS CAN BE HELD LOW OR CONNECTED TO CNV. CS WITH FULL INDEPENDENT CONTROL IS SHOWN IN THIS FIGURE.

5. FOR OPTIMAL PERFORMANCE, DATA ACCESS SHOULD NOT OCCUR DURING THE SAMPLING EDGE. A MINIMUM TIME
OF THE APERTURE DELAY (t_{AD}) SHOULD ELAPSE PRIOR TO DATA ACCESS.

Figure 4. General Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

ADAS3022 Data Sheet

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

1 AI = analog input, AI/O = analog input/output, DI = digital input, DO = digital output, and P = power.

adas 2022 **ADAS3022** Data Sheet

TYPICAL PERFORMANCE CHARACTERISTICS

VDDH = 15 V, VSSH = -15 V, AVDD = DVDD = 5 V, VIO = 1.8 V to AVDD, unless otherwise noted.

Figure 8. Integral Nonlinearity vs. Code, PGIA Gain = 6.4

Figure 9. Differential Nonlinearity vs. Code for All PGIA Gains

Figure 10. Histogram of a DC Input at Code Center, PGIA Gain = 0.16, 0.2, 0.4, 0.8, and 1.6

Figure 11. Histogram of a DC Input at Code Center, PGIA Gain = 3.2

400,000 $GAIN = 6.4$ **350,000 300,000 250,000 COUNT 200,000 157,300 151,900 150,000 100,000 82,000 75,100 50,000 21,700 18,400 200 300 2,400 100 0 7FFC 7FFD 7FFE 7FFF 8000 8007 8009 8002 8003 8005 8006 8008 8001 8004** 0516-120 10516-120 **CODE IN HEX**

Figure 12. Histogram of a DC Input at Code Center, PGIA Gain = 6.4

Figure 13. Offset Drift, PGIA Gain = 0.16, 0.2, 0.4, 0.8, and 1.6

Figure 15. Offset Drift, PGIA Gain = 6.4

Figure 16. Reference Buffer Drift, External Reference

Data Sheet **ADAS3022**

ADAS3022 Data Sheet

Figure 23. 10 kHz FFT, PGIA Gain = 3.2

Figure 20. 10 kHz FFT, PGIA Gain = 0.4

Data Sheet **ADAS3022**

Figure 26. SINAD vs. Frequency

H II $\perp \parallel \perp \parallel$

 $\perp \parallel \perp \perp$

1 10 100 1000

FREQUENCY (kHz)

 $\square\Pi$

IN TIII

–55 –60 –65 –70 –75 –80 –85 –90 –95 –100 –105 –110 –115 –120 –125

THD (dB)

Figure 28. Crosstalk vs. Frequency

Figure 29. CMRR vs. Frequency

10516-304

डू 65

HI II

ADAS3022 Data Sheet

Figure 30. PSRR vs. Frequency

Figure 31. AVDD Current vs. Supply, Internal Reference

Figure 32. AVDD Current vs. Supply, External Reference

Figure 33. AVDD Current vs. Throughput, Internal Reference

Figure 34. AVDD Current vs. Throughput, External Reference

Data Sheet **ADAS3022**

Figure 38. VDDH Current vs. Temperature

–6 –4 –2 0

Figure 41. DVDD Current vs. Temperature

ADAS3022 Data Sheet

Figure 48. Temperature Sensor Output Code vs. Temperature

Figure 49. Large Signal Frequency Response vs. Gain

Figure 50. Temperature Sensor Output Error vs. Throughput

Data Sheet **ADAS3022**

TERMINOLOGY

Operating Input Voltage Range

Operating input voltage range is the maximum input voltage range, including the common-mode voltage, allowed on the input channels IN[7:0] and COM.

Differential Input Voltage Range

Differential input voltage range is the maximum differential full-scale input range. The value changes according to the programmable gain setting.

Channel Off Leakage

Channel off leakage is the leakage current with the channel off.

Channel On Leakage

Channel on leakage is the leakage current with the channel on.

Charge Injection

Charge injection is a measure of the glitch impulse that is transferred through the analog input pin into the source when the sample is taken and/or the multiplexer is switched.

Common-Mode Rejection Ratio (CMRR)

CMRR is the ratio of the amplitude of a signal referred to input in the converted result to the amplitude of the modulation common to a pair of inputs and is expressed in decibels. CMRR is a measure of the ability of the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) to reject signals, such as power line noise, that are common to the inputs. This specification is for a 2 kHz sine wave of 20.48 V p-p applied to both channels of an input pair.

Transient Response

Transient response is a measure of the time required for the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) to properly acquire the input after a full-scale step function is applied to the system.

Least Significant Bit (LSB)

LSB is the smallest increment that can be represented by a converter. For a fully differential input ADC with N bits of resolution, the LSB expressed in volts is

$$
LSB(V) = \frac{2V_{REF}}{2^N}
$$

Integral Nonlinearity (INL) Error

INL refers to the deviation of each individual code from a line drawn from negative full scale to positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (se[e Figure 53\)](#page-23-1).

Differential Nonlinearity (DNL) Error

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Offset Error

Offset error is the deviation of the actual MSB transition from the ideal MSB transition point. The ideal MSB transition occurs at an input level ½ LSB above analog ground.

Gain Error

The last transition (from 111 … 10 to 111 … 11) for an analog voltage should occur 1½ LSB below the nominal full scale. The gain error is the deviation expressed in LSB (or as a percentage of the full-scale range) of the actual level of the last transition from the ideal level after the offset error is removed. Closely related to this parameter is the full-scale error (also expressed in LSB or as a percentage of the full-scale range), which includes the effects of the offset error.

Total Unadjusted Error (TUE)

TUE is the deviation of each code from an ideal transfer function and is a combination of all error contributors, including nonlinearity, offset error, and gain error. TUE for the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) is expressed as the maximum deviation in LSB or as a percentage of the full-scale range.

Aperture Delay

Aperture delay is a measure of the acquisition performance. It is the time between the rising edge of the CNV input and the point at which the input signal is held for a conversion.

Dynamic Range

Dynamic range is the ratio of the rms value of the full-scale signal to the total rms noise measured with the inputs shorted together. The value for the dynamic range is expressed in decibels.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-Noise-and-Distortion Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, expressed in decibels, between the rms amplitude of the input signal and the peak spurious signal.

Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is a measure of the level of crosstalk between any channel and all other channels. The crosstalk is measured by applying a dc input to the channel under test and applying a full-scale, 10 kHz sine wave signal to all other channels. The crosstalk is the amount of signal that leaks into the test channel and is expressed in decibels.

Reference Voltage Temperature Coefficient

Reference voltage temperature coefficient is derived from the typical shift of output voltage at 25°C on a sample of parts at the maximum and minimum reference output voltage (V_{REF}) measured at T_{MIN} , T (25°C), and T_{MAX} . The value is expressed in ppm/°C as

$$
TCV_{REF} (ppm/°C) = \frac{V_{REF} (Max) - V_{REF} (Min)}{V_{REF} (25°C) \times (T_{MAX} - T_{MIN})} \times 106
$$

where:

 V_{REF} *(Max)* is the maximum reference output voltage at T_{MIN} , $T(25^{\circ}C)$, or T_{MAX} .

 $V_{REF}(Min)$ is the minimum reference output voltage at T_{MIN} , T (25 $^{\circ}$ C), or T_{MAX}.

VREF (25°*C*) is the reference output voltage at 25°C.

 $T_{MAX} = +85^{\circ}$ C.

 $T_{MIN} = -40$ ^oC.

THEORY OF OPERATION

OVERVIEW

Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) is the first system on a single chip that integrates the typical components used in a data acquisition system in one easy to use, programmable device. This single-chip solution is capable of converting up to 1,000,000 samples per second (1 MSPS) of aggregate throughput. Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) features

- High impedance inputs
- High common-mode rejection
- 8-channel, low crosstalk multiplexer (mux)
- Programmable gain instrumentation amplifier (PGIA) with seven selectable differential input ranges from ±0.64 V to ±24.576 V
- 16-bit PulSAR® ADC with no missing codes
- Internal, precision, low drift 4.096 V reference and buffer
- Temperature sensor
- Channel sequencer

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) uses an Analog Devices patented high voltage i CMOS[®] process, allowing up to a \pm 24.576 V differential input voltage range when using ± 15 V supplies, which makes the device suitable for industrial applications.

The device is housed in a small, $6 \text{ mm} \times 6 \text{ mm}$, 40 -lead LFCSP and can operate over the industrial temperature range (−40°C to +85°C). A typical discrete multichannel data acquisition system containing similar circuitry would require at least three times more space on the circuit board. Therefore, advantages of

ADAS3022 Data Sheet

the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) solution include reduced footprint and less complex design requirements, which also results in faster time to market and lower cost.

[ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) OPERATION

As shown in [Figure 51,](#page-22-3) the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) internal analog circuitry consists of a high impedance, low leakage multiplexer and a programmable gain instrumentation amplifier that can accept full-scale differential voltages of ± 0.64 V, ± 1.28 V, ± 2.56 V, ± 5.12 V, ±10.24 V, ±20.48 V, and ±24.576 V. The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) can be configured to use up to eight single-ended input channels or four pairs of channels, that is, 125 kSPS per channel for eight channels or effectively 250 kSPS for four channel pairs. The device can also provide a relative temperature measurement using the internal temperature sensor. In addition, the differential auxiliary channel pair (AUX+ and AUX−) is provided with the specified input range of $\pm V_{REF}$. This option bypasses the mux and PGIA stages, allowing direct access to the SAR ADC core.

Reducing the number of channels or pairs increases the throughput rate by an amount proportional to the reciprocal of the number of sampled channels multiplied by the aggregate throughput:

1/(*Number of Channels or Pairs*) × 1000 kSPS

For a single channel or channel pair, the maximum throughput rate is 1 MSPS. For all eight channels, the AUX channel pair, and the temperature sensor, the throughput rate of a given channel decreases to 100 kSPS.

Figure 51[. ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) Simplified Block Diagram

Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) offers true high impedance inputs in a differential structure and rejects common-mode signals present on the inputs. Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) architecture does not require any of the additional input buffers (op amps) that are usually required to condition the input signal and drive the ADC inputs when using switched capacitor-based successive approximation register (SAR) analogto-digital converters (ADCs).

The inputs are multiplexed to the PGIA using a high voltage multiplexer with low charge injection and very low leakage. The inputs can be configured for a single-ended to common point (COM) measurement or can be paired for up to four fully differential inputs with independent gain settings. This requires using the advanced sequencer or programming sequential configuration words with the desired gain for each pair. The digitally controlled, programmable gain is used to select one of seven voltage input ranges (se[e Table 7\)](#page-25-2).

When the sequencer option is used, an on-chip sequencer scans channels in order and offers independent input voltage ranges for each channel (see th[e On Demand Conversion Mode](#page-37-0) section). In this mode, a single configuration word initiates the sequencer to scan repeatedly without the need to rewrite the register. After the last channel is scanned, the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) automatically begins at IN0 again and repeats the sequence until a word is written to stop the sequencer or the asynchronous RESET is asserted. Additionally, if changes are made to certain configuration bits, the sequencer is reset to IN0.

The PulSAR-based ADC core is capable of converting 1 MSPS from a single rising edge on the convert start input (CNV). The conversion results are available in twos complement format and are presented on the serial data output (SDO). The digital interface uses a dedicated chip select pin $(\overline{\mathrm{CS}})$ to transfer data to and from th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) and also provides a BUSY indicator, asynchronous RESET, and power-down (PD) inputs.

Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) on-chip reference uses an internal temperature compensated 2.5 V output band gap reference and a precision buffer amplifier to provide the 4.096 V high precision system reference.

All of the bits in [Table 11](#page-36-1) are configured through a serial (SPIcompatible), 16-bit configuration register (CFG). Configuration and conversion results can be read after or during a conversion, or the readback option can be disabled.

Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) requires a minimum of three power supplies: +5 V, +15 V, and −15 V. On-chip low dropout regulators provide the necessary 2.5 V system voltages and must be decoupled externally via dedicated pins (ACAP, DCAP, and RCAP). Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) can be interfaced to any 1.8 V to 5 V digital logic family using the dedicated VIO logic level voltage supply (see [Table 9\)](#page-29-1).

A rising edge on CNV initiates a conversion and changes the state of the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) from track to hold. In this state, the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) performs analog signal conditioning. When the signal conditioning is complete, th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) returns to the track state while at the same time quantizing the sample. This two-part process satisfies the necessary settling time requirement while achieving a fast throughput rate of up to 1 MSPS with 16-bit accuracy.

Figure 52[. ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) System Timing

Regardless of the type of signal (differential or single-ended, antiphase or nonantiphase, symmetric or asymmetric), the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) converts all signals present on the enabled inputs in a differential fashion, like an industry-standard difference or instrumentation amplifier.

The conversion result is available after the conversion is complete and can be read back at any time before the end of the next conversion. Reading back data should be avoided during the quiet period, as indicated by BUSY being active high. Because the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) has an on-board conversion clock, the serial clock (SCK) is not required for the conversion process. It is only required to present results to the user.

TRANSFER FUNCTION

The ideal transfer characteristics of th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) are shown in [Figure 53.](#page-23-1) With the inputs configured for differential input ranges, the data output is twos complement, as described in [Table 6.](#page-24-1)

Figure 53. ADC Ideal Transfer Function

Table 6. Output Codes and Ideal Input Voltages

TYPICAL APPLICATION CONNECTION DIAGRAM

As shown in [Figure 54,](#page-24-2) the [ADP1613](http://www.analog.com/ADP1613?doc=ADAS3022.pdf) is used in an inexpensive SEPIC-Ćuk topology, which is an ideal candidate for providing the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) with the necessary high voltage ±15 V robust supplies (at 20 mA) and low output ripple (3 mV maximum) from an external 5 V supply. Th[e ADP1613](http://www.analog.com/ADP1613?doc=ADAS3022.pdf) satisfies the specification requirements of th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) with minimal external components while achieving greater than 86% of efficiency. Refer to th[e CN-0201](http://www.analog.com/CN-0201?doc=ADAS3022.pdf) circuit note for complete information about this test setup.

Figure 54. Complete 5 V, Single-Supply, 8-Channel Multiplexed Data Acquisition System with PGIA

ANALOG INPUTS

Input Structure

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) uses a differential input structure between IN[7:0] and COM or between IN[7:0]+ and IN[7:0]− of a channel pair. The COM input is sampled identically such that the same voltages can be present on inputs IN[7:0]. Therefore, the selection of paired channels or all channels referenced to one common point is available. Because all inputs are sampled differentially, th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) offers true high common-mode rejection, whereas a discrete system would require the use of additional instrumentation or a difference amplifier.

[Figure 55](#page-25-3) shows an equivalent circuit of the analog inputs. The internal diodes provide ESD protection for the analog inputs (IN[7:0] and COM) from the high voltage supplies (VDDH and VSSH). Care must be taken to ensure that the analog input signal does not exceed the supply rails by more than 0.3 V because this can cause the diodes to become forward-biased and to start conducting current. Note that if the auxiliary input pair (AUX±) is used, the diodes provide ESD protection from only the lower voltage AVDD (5 V) supply and the system analog ground because these inputs are connected directly to the internal SAR ADC circuitry.

Voltages beyond the absolute maximum ratings may cause permanent damage to th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) (see [Table 4\)](#page-9-2).

Programmable Gain

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) incorporates a programmable gain instrumentation amplifier with seven selectable ranges (±0.64 V, ±1.28 V, ±2.56 V, ±5.12 V, ±10.24 V, ±20.48 V, and ±24.576 V), enabling the use of almost any direct sensor interface. The PGIA settings are specified in terms of the maximum absolute differential input voltage across a pair of inputs (for example, INx+ to INx− or INx+ to COM). The power-on and default conditions are preset to the ± 20.48 V (PGIA = 111) input range.

Note that because th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) can use any input type, such as bipolar differential (antiphase or nonantiphase), bipolar single ended, or pseudo bipolar, setting the PGIA is important to make full use of the allowable input span.

[Table 7](#page-25-2) describes each differential input range and the corresponding LSB size, PGIA bits settings, and PGIA gain.

Table 7. Differential Input Ranges, LSB Size, and PGIA

Common-Mode Operating Range

The differential input common-mode voltage (V_{CM}) range changes according to the maximum input range selected and the high voltage power supplies (VDDH and VSSH). Note that the specified operating input voltage of any input pin (see the [Specifications](#page-3-0) section) requires 2.5 V of headroom from the VDDH and VSSH supplies; therefore,

(*VSSH* + 2.5 V) ≤ *INx*/*COM* ≤ (*VDDH* − 2.5 V)

This section provides some examples of setting the PGIA for various input signals. Note that th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) always calculates the difference between the IN+ and IN− signals.

Fully Differential, Antiphase Signals with a Zero Common Mode

For a pair of 20.48 V p-p differential antiphase signals with a zero common mode, the maximum differential voltage across the inputs is ±20.48 V, and the PGIA gain configuration should be set to 111.

Figure 56. Differential, Antiphase Inputs with a Zero Common Mode

Fully Differential, Antiphase Signals with a Nonzero Common Mode

For a pair of 5.12 V p-p differential antiphase signals with a nonzero common mode (dc common-mode voltage of 7 V in this example), the maximum differential voltage across the inputs is ±5.12 V (dc common-mode voltage is rejected), and the PGIA gain configuration should be set to 010.

Figure 57. Differential, Antiphase Inputs with a Nonzero Common Mode

Differential, Nonantiphase Signals with a Zero Common Mode

For a pair of 10.24 V p-p differential nonantiphase signals with a zero common mode, the maximum differential voltage across the inputs is ± 10.24 V, and the PGIA gain configuration should be set to 001.

Figure 58. Differential, Nonantiphase Inputs with a Zero Common Mode

Single-Ended Signals with a Nonzero DC Offset (Asymmetrical)

When a 12 V p-p signal with a 6 V dc level-shift is connected to one input (INx+) and the dc ground sense of the signal is connected to INx− or COM, the PGIA gain configuration is set to 000 for the ±24.576 V range because the maximum differential voltage across the inputs is 12 V p-p and only half the codes available for the transfer function are used.

Figure 59. Typical Single-Ended Unipolar Input—Uses Only Half the Codes

Single-Ended Signals with a 0 V DC Offset (Symmetrical)

Compared with the example in th[e Single-Ended Signals with a](#page-26-2) [Nonzero DC Offset \(Asymmetrical\)](#page-26-2) section, a better solution

for single-ended signals, if possible, is to remove as much dc offset as possible between INx+ and INx− to produce a bipolar input voltage that is symmetric around the ground sense. In this example, the differential voltage across the inputs is never greater than ±0.64 V, and the PGIA gain configuration is set to 101 for the 1.28 V p-p range. This scenario uses all of the codes available for the transfer function, making full use of the allowable differential input range.

Figure 60. Better Single-Ended Configuration—Uses All Codes

Notice that the voltages in this example are not integer values due to the 4.096 V reference and the PGIA scaling ratios.

Multiplexer

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) uses a high voltage, high performance, low charge injection multiplexer and a total of nine inputs (IN[7:0] and COM). Using the INx and COM bits of the configuration register, the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) is configurable for differential inputs between any of the eight input channels (IN[7:0]) and COM or for up to four input pairs[. Figure 61](#page-27-0) shows various methods for configuring the analog inputs for the type of channel (single or paired). Refer to the [Configuration Register](#page-36-0) section for more information.

The analog inputs can be configured as follows:

- [Figure 61A](#page-27-0): IN[7:0] referenced to a system ground.
- [Figure 61B](#page-27-0): IN[7:0] with a common reference point.
- [Figure 61C](#page-27-0): IN[7:0] differential pairs. For pairs, $COM = 0$. The positive channel is configured with INx. If INx is even, then IN0, IN2, IN4, and IN6 are used. If INx is odd, then IN1, IN3, IN5, and IN7 are used, as indicated by the channels with parentheses i[n Figure 61C](#page-27-0). For example, for the IN0/IN1 pair with the positive channel on IN0, $INx = 000$ ₂. For the IN4/IN5 pair with the positive channel on IN5, $INx = 101₂$. Note that when the channel sequencer is used, as detailed in th[e On Demand Conversion Mode](#page-37-0) section, the positive channels are always IN0, IN2, IN4, and IN6.
- [Figure 61D](#page-27-0): inputs configured in a combination of any of the preceding configurations (showing that the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) can be configured dynamically).

Figure 61. Multiplexed Analog Input Configurations

Channel Sequencer

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) includes a channel sequencer that is useful for scanning channels in a repeated fashion. Refer to th[e On](#page-37-0) [Demand Conversion Mode](#page-37-0) section for more information.

Auxiliary Input Channel

Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) includes an auxiliary input channel pair (AUX+ and AUX−) that bypasses the mux and PGIA stages, allowing direct access to the SAR ADC core for applications where the additional dedicated channel pair is required. As detailed previously, the inputs are protected only from AVDD and AGND because the high voltage supplies are used for the mux and PGIA stages but not the lower voltage ADC core.

When the source impedance of the driving circuit is low, the AUX± inputs can be driven directly. Large source impedances significantly affect the ac performance, especially THD. The dc performance parameters are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.

Driver Amplifier Choice

For systems that cannot drive AUX± directly, a suitable op amp buffer should be used to preserve the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) performance. The driver amplifier must meet the following requirements:

The noise generated by the driver amplifier must be kept as low as possible to preserve the SNR and the transition noise performance of th[e ADAS3022.](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) The noise from the amplifier is filtered by th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) analog input circuit or by an external filter, if one is used. Because the typical noise of th[e ADAS3022's](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) SAR ADC core is 35 μ V rms (VREF = 4.096 V), the SNR degradation due to the amplifier is

$$
SNR_{LOSS} = 20 \log \left(\frac{35}{\sqrt{35^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)
$$

where:

f−3dB is the input bandwidth (8 MHz) of th[e ADAS3022's](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) SAR ADC core expressed in megahertz or the cutoff frequency of an input filter, if one is used.

N is the noise gain of the amplifier (for example, 1 in buffer configuration).

eN is the equivalent input noise voltage of the op amp expressed in nV/√Hz.

- For ac applications, the driver should have a THD performance commensurate with the [ADAS3022.](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf)
- The analog input circuit must settle a full-scale step onto the capacitor array at a 16-bit level (0.0015%). In amplifier data sheets, settling at 0.1% to 0.01% is more commonly specified. This may differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection.

Table 8. Recommended Driver Amplifiers

VOLTAGE REFERENCE OUTPUT/INPUT

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) allows the choice of an internal reference or an external reference using the on-chip buffer/amplifier, or an external reference.

The internal reference of the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) provides excellent performance and can be used in almost all applications. To set the reference selection mode, use the internal reference enable bit (REFEN) and the REFIN pin as described in this section. REF1 and REF2 must be tied together externally.

Internal Reference

The precision internal reference is factory trimmed and is suitable for most applications.

Setting the REFEN bit in the CFG register to 1 (default) enables the internal reference and produces 4.096 V on the REF1 and REF2 pins; this 4.096 V output serves as the main system reference. The unbuffered 2.5 V (typical) band gap voltage is output on the REFIN pin, which requires an external parallel decoupling using 10 µF and 0.1 µF capacitors to reduce the noise on the output. Because the current output of REFIN is limited, it can be used as a source if followed by a suitable buffer, such as th[e AD8031.](http://www.analog.com/AD8031?doc=ADAS3022.pdf) Note that excessive loading of the REFIN output will also lower the 4.096 V system reference because the internal amplifier uses a fixed gain.

The internal reference output is trimmed to the targeted value of 4.096 V with an initial accuracy of ±8 mV. The reference is also temperature compensated to provide a typical drift of \pm 5 ppm/ $\rm ^{o}C$.

When the internal reference is used, the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) should be decoupled as shown in [Figure 62.](#page-28-1) Note that both REF1 and REF2 connections are required, along with suitable decoupling on the REFIN output and the RCAP internally regulated supply.

Figure 62. 4.096 V Internal Reference Connection

External Reference and Internal Buffer

The external reference and internal buffer are useful when a common system reference is used or if improved drift performance is required.

Setting REFEN to 0 disables the internal band gap reference, allowing the user to provide an external voltage reference (2.5 V typical) to the REFIN pin. The internal buffer remains enabled, thus reducing the need for an external buffer amplifier to generate

the main system reference. With REFIN = 2.5 V, REF1 and REF2 output 4.096 V, which serves as the main system reference.

For this configuration, connect the external source as shown in [Figure 63.](#page-28-2) Any type of 2.5 V reference, including those with low power, low drift, and a small package, can be used in this configuration because the internal buffer handles the dynamics of the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) reference.

Figure 63. External Reference Using Internal Buffer

External Reference

For applications that require a precise, low drift 4.096 V reference, an external reference can also be used.

This option requires disabling the internal buffer by setting REFEN to 0 and driving or connecting REFIN to AGND; therefore, both hardware and software control are necessary. Attempting to drive the REF1 and REF2 pins prior to disabling the internal buffer can cause source/sink contention in the driving amplifiers.

Connect the precision 4.096 V reference, which serves as the main system reference, through a low impedance buffer (such as th[e AD8031](http://www.analog.com/AD8031?doc=ADAS3022.pdf) or th[e AD8605\)](http://www.analog.com/AD8605?doc=ADAS3022.pdf) to REF1 and REF2 as shown in [Figure 64.](#page-28-3) Recommended references include th[e ADR434,](http://www.analog.com/ADR434?doc=ADAS3022.pdf) [ADR444,](http://www.analog.com/ADR444?doc=ADAS3022.pdf) and [ADR4540.](http://www.analog.com/ADR4540?doc=ADAS3022.pdf)

Figure 64. External Reference

If an op amp is used as the external reference source, take note of any concerns regarding driving capacitive loads. Capacitive loading for op amps usually refers to the ability of the amplifier to remain marginally stable in ac applications but can also play a role in dc applications, such as a reference source. Keep in mind that the reference source sees the dynamics of the bit decision process on the reference pins and further analysis beyond the scope of this data sheet may be required.

Reference Decoupling

With any of the reference topologies described in the Voltage Reference Input/Output section, the REF1 and REF2 reference pins of the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) have dynamic impedances and require sufficient decoupling, regardless of whether the pins are used as inputs or outputs. This decoupling usually consists of a low ESR capacitor connected to each REF1 and REF2 and to the accompanying REFN return paths. Using X5R, 1206 size ceramic chip capacitors is recommended for decoupling in all the reference topologies described in the Voltage Reference Input/Output section.

The placement of the reference decoupling capacitors plays an important role in the system performance. Mount the decoupling capacitors on the same side as th[e ADAS3022,](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) close to the REF1 and REF2 pins, with thick PCB traces. Route the return paths to the REFN inputs, which are in turn connected to the analog ground plane of the system. The resistance of the return path to ground should be minimized by using as many through vias as possible when it is necessary to connect to an internal PCB layer.

The REFN and RGND inputs should be connected with the shortest distance to the analog ground plane of the system, preferably adjacent to the solder pads, using several vias. One common mistake is to route these traces to an individual trace that connects to the ground of the system. This can introduce noise, which may adversely affect LSB sensitivity. To prevent such noise, it is highly recommended to use PCBs with multiple layers, including ground planes, rather than using single- or double-sided boards. Refer t[o UG-484](http://www.analog.com/UG-484?doc=ADAS3022.pdf) for more information about the PCB layout of the [EVAL-ADAS3022EDZ.](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf)

For applications that use multipl[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) devices or other PulSAR ADCs, it is more effective to use the internal reference buffer to buffer the external reference voltage, thus reducing SAR conversion crosstalk.

The voltage reference temperature coefficient (TC) directly affects the full-scale accuracy of the system; therefore, in applications where full-scale accuracy is crucial, care must be taken with the TC. For example, a ± 15 ppm/°C TC of the reference changes the full-scale accuracy by ±1 LSB/°C.

POWER SUPPLY

Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) uses five supplies: AVDD, DVDD, VIO, VDDH, and VSSH (see [Table](#page-29-1) 9). Note that ACAP, DCAP, and RCAP are included i[n Table 9](#page-29-1) for informational purposes only because these supplies are outputs of the on-chip supply regulators. Refer to [UG-484](http://www.analog.com/UG-484?doc=ADAS3022.pdf) for more information about how these supplies are generated on th[e EVAL-ADAS3022EDZ.](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf)

Table 9. Power Supplies

Core Supplies

AVDD and DVDD supply th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) analog and digital cores, respectively. Sufficient decoupling of these supplies is required, consisting of at least a 10 μF capacitor and a 100 nF capacitor on each supply. The 100 nF capacitors should be placed as close as possible to the [ADAS3022.](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) To reduce the number of supplies needed, DVDD can be supplied from the analog supply by connecting a simple RC filter between AVDD and DVDD, as shown i[n Figure 65.](#page-29-2)

VIO is the variable digital input/output supply and can be directly interfaced to any logic between 1.8 V and 5 V (DVDD supply maximum). To reduce the supplies needed, VIO can alternatively be connected to DVDD when DVDD is supplied from the analog supply through an RC filter. The recommended low dropout regulators ar[e ADP3334,](http://www.analog.com/ADP3334?doc=ADAS3022.pdf) [ADP1715,](http://www.analog.com/ADP1715?doc=ADAS3022.pdf) an[d ADP7102/](http://www.analog.com/ADP7102?doc=ADAS3022.pdf) [ADP7104](http://www.analog.com/ADP7104?doc=ADAS3022.pdf) for the AVDD, DVDD, and VIO supplies.

Rev. C | Page 29 of 40

High Voltage Supplies

The high voltage bipolar supplies (VDDH and VSSH) are required and must be at least 2.5 V larger than the maximum input. For example, the supplies should be ± 15 V for headroom in the ±24.576 V differential input range. Sufficient decoupling of these supplies is also required, consisting of at least a 10 μF capacitor and a 100 nF capacitor on each supply.

Power Dissipation Modes

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) offers two power dissipation modes: fully operational mode and power-down mode.

Fully Operational Mode

In fully operational mode, th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) can perform conversions as soon as all internal bias currents are established.

Power-Down Mode

To minimize the operating currents of the device when it is idle, place the device in full power-down mode by bringing the PD input high. This places th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) into a deep sleep mode, in which CNV activity is ignored and the digital interface is inactive. Refer to th[e Reset and Power-Down \(PD\) Inputs](#page-31-2) section for timing details. In deep sleep mode, the internal regulators (ACAP, RCAP, and DCAP) and the voltage reference are also powered down. To reestablish operation, return PD low. Note that before the device can operate at the specified performance, the reference voltage must charge up the external reservoir capacitor(s) and

be allowed the specified settling time. Returning PD and RESET low from high resets the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) digital core, including the CFG register, to its default state. Therefore, the desired CFG must be rewritten to the device and two dummy conversions must be completed before the device operation is restored to the configuration programmed prior to PD assertion.

CONVERSION MODES

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) offers two conversion modes to accommodate varying applications. The mode is set with the conversion mode select bit (CMS, Bit 1 of the CFG register).

Warp Mode (CMS = 0)

Setting CMS to 0 is useful when an aggregate throughput rate of 1 MSPS is required. However, in this mode, the maximum time between conversions is restricted. If this maximum period is exceeded, the conversion result may be corrupted. Therefore, this mode is more suitable for continually sampled applications.

Normal Mode (CMS = 1, Default)

Setting CMS to 1 is useful for all applications with a maximum aggregate throughput of 900 kSPS. In this mode, there is no restriction in terms of the maximum time between conversions. This mode is the default condition from the assertion of an asynchronous RESET. The main difference between normal mode and warp mode is the BUSY time; to slightly longer in normal mode than it is in warp mode.

DIGITAL INTERFACE

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) digital interface consists of asynchronous inputs, a busy indicator, and a 4-wire serial interface for conversion result readback and configuration register programming.

This interface uses the three asynchronous signals (CNV, RESET, and PD) and a 4-wire serial interface composed of CS, SDO, SCK, and DIN. CS can also be tied to CNV for some applications.

Conversion results are available on the serial data output pin (SDO), and the 16-bit configuration word (CFG) is programmed on the serial data input pin (DIN). This register controls settings such as the channel to be converted, the programmable gain setting, and the reference choice (see th[e Configuration](#page-36-0) [Register](#page-36-0) section for more information).

CONVERSION CONTROL

Conversions are initiated by the CNV input. Th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) is fully asynchronous and can perform conversions at any frequency from dc up to 1 MHz, depending on the conversion mode.

CNV Rising Edge—Start of a Conversion (SOC)

A rising edge on CNV changes the state of the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) from track mode to hold mode and is all that is necessary to initiate a conversion. All conversion timing clocks are internally generated. After a conversion is initiated, the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) ignores other activity on the CNV line (governed by the throughput rate) until the end of the conversion; the conversion can only be aborted by the power-down (PD) or RESET inputs.

When th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) is performing a conversion and the BUSY output is driven high, the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) uses a unique 2-phase conversion process to allow for safe data access and quiet times.

The CNV signal is decoupled from the \overline{CS} pin, allowing multiple [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) devices to be controlled by the same processor. For applications where SNR is critical, the CNV source should have very low jitter. This can be achieved by using a dedicated oscillator or by clocking CNV with a high frequency, low jitter clock. For applications where jitter is more tolerable or a single device is in use, CNV can be tied to CS. For more information about sample clock jitter and aperture delay, refer to the MT-007 Tutorial, *[Aperture Time, Aperture Jitter,](http://www.analog.com/MT-007?doc=ADAS3022.pdf) [Aperture Delay Time—Removing the Confusion](http://www.analog.com/MT-007?doc=ADAS3022.pdf)*.

Although CNV is a digital signal, it should be designed to ensure fast, clean edges with minimal overshoot, undershoot, and ringing. The CNV trace should be shielded by connecting a trace to ground, and a low value (such as 50 Ω) serial resistor termination should be added close to the output of the component that drives this line. In addition, care should be taken to avoid digital activity close to the sampling instant because such activity may result in degraded SNR performance.

BUSY Falling Edge—End of a Conversion (EOC)

The EOC event is indicated by BUSY returning low and can be used as a host interrupt. In addition, the EOC gates data access to and from th[e ADAS3022.](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) If the current conversion result is not read prior to the following EOC event, the data is lost. Furthermore, if the CFG update is not completed prior to EOC, it is discarded and the current configuration is applied to future conversions. This pipeline ensures that th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) has sufficient time to acquire the next sample to the specified 16-bit accuracy.

Conversion Timing

A detailed timing diagram of the conversion process is shown in [Figure 66.](#page-31-3)

Figure 66. Basic Conversion Timing

Register Pipeline

To ensure that all CFG updates are applied during a known safe instant to the various circuit elements, the asynchronous data transfer is synchronized to the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) timing engine using the EOC event. This synchronization introduces an inherent delay between updating the CFG register setting and the application of the configuration to a conversion. This pipeline from the end of the current conversion (n) consists of a two-deep delay (shown as $(n + 2)$ i[n Figure 66\)](#page-31-3) before the CFG setting takes effect. This means that two SOC and EOC events must elapse before the setting (that is, new channel, gain, and so on) takes effect. Note that the nomenclature (n) , $(n + 1)$, and so on is used in the remainder of the following digital sections for simplicity.

There is no pipeline after the end of a conversion, however, before data can be read back.

RESET AND POWER-DOWN (PD) INPUTS

The asynchronous RESET and PD inputs can be used to reset and power down the [ADAS3022,](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) respectively. Timing details are shown i[n Figure 67.](#page-32-1)

A rising edge on RESET or PD aborts the conversion process and places SDO into high impedance, regardless of the CS level. Note that RESET has a minimum pulse width (active high) time for setting the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) into the reset state. See th[e Configuration](#page-36-0) [Register](#page-36-0) section for the default CFG setting when th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) returns from the reset state. If the default setting is used after RESET is deasserted (Logic 0), a period equal to the acquisition time (t_{ACQ}) must elapse before CNV can be asserted for the conversion result to be valid. If a conversion is initiated, the result will be corrupted. In addition, the output data from the previous conversion is cleared upon a reset. Attempting to access the data result prior to initiating a new conversion results in an invalid result.

When the device returns from power-down mode or from a reset and the default CFG is not used, there is no t_{ACQ} requirement; the first two conversions from power-up are undefined/invalid because the two-deep delay pipeline requirement must be satisfied to reconfigure the device to the desired setting.

AND THE FIRST TWO CONVERSIONS, n AND n + 1, ARE UNDEFINED.

Figure 67. RESET and PD Timing

SERIAL DATA INTERFACE

The [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) uses a simple 4-wire interface and is compatible with FPGAs, DSPs, and common serial interfaces, such as SPI, QSPI, and MICROWIRE™. The interface uses the CS, SCK, SDO, and DIN signals. Timing details for the serial interface are shown in [Figure 68.](#page-32-2) SDO is activated when CS is asserted. The conversion result is output on SDO and is updated on SCK falling edges. Simultaneously, the 16-bit CFG word is updated, if desired, on the serial data input (DIN). The state of the clock phase select bit (CPHA, Bit 0) determines whether the MSB is output again on the first clock or whether the MSB − 1 bit is output when SDO is activated after the EOC.

Note that in [Figure 67](#page-32-1) an[d Figure 68,](#page-32-2) SCK is shown idling high. SCK can idle high or low, requiring that the system developer design an interface that suits setup and hold times for both SDO and DIN.

Figure 68. Serial Timing

CPHA

The clock phase select bit (CPHA, Bit 0) sets the first bit of the conversion result on SDO after the end of a conversion (see [Figure 69\)](#page-32-3).

Setting CPHA to 0 outputs the MSB when \overline{CS} is asserted. Subsequent SCK falling edges clock out bits in an MSB − 1, MSB − 2, and so on fashion. This mode is useful for hosts limited to 16 clock edges where the first falling (or rising) edge can be used to latch the data.

Setting CPHA to 1 outputs the MSB not only when \overline{CS} is asserted but also after the first SCK falling edge. Subsequent SCK falling edges clock out bits in an MSB − 1, MSB − 2, and so on fashion. This mode can be useful for sign extension applications.

Figure 69. CPHA Details

Sampling on the SCK Falling Edge

To achieve the fastest data transfer rate, the host should sample data on the SCK falling edge, as long as there is a sufficient hold time of \leq tspo_H (see [Figure 68\)](#page-32-2). When using this method, data transfers should occur during the safe conversion time (t_{DDC}). Because this time is fixed, extending data reading or writing into the quiet conversion phase (t_{QUIET}) may cause data corruption. However, for systems that need slightly more time, tDDCA (data during conversion additional) can be used.

10516-023

Sampling on the SCK Rising Edge (Alternate Edge)

SPI or other alternate edge transfers typically require more time to access data because the total data transfer time of these slower hosts can be $>$ t_{DDC}. If this is the case, the time from tourer to the next CNV rising edge, which is known as the data access time after conversion (t_{DAC}) and is determined by the user, must be adjusted by lowering the throughput rate (CNV frequency), thus providing the necessary time. If this does not allow enough time, the data access can be broken up so that some data access occurs during this time followed by the remainder of data access occurring during the next t_{DDC} and t_{DDCA} times.

CFG Readback

The CFG result associated with the current conversion can be read back with an additional 16 SCK burst following the conversion result (se[e Figure 69\)](#page-32-3). After the LSB of the conversion result is clocked out, the MSB of the CFG associated with that conversion follows. Subsequent SCK falling edges repeat the conversion result and CFG word. For example, when CPHA is 0, the MSB of the conversion result is output on the 32nd falling edge.

GENERAL CONSIDERATIONS

Because the time to access data is somewhat restricted, the following guidelines are useful in determining the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) throughput, or CNV frequency, and the serial interface details. Note that in [Figure 70](#page-33-1) to [Figure 72,](#page-34-1) t_{AD} is for reference purposes only and denotes a time without digital activity because such activity should not occur prior to or just after sampling.

Data Access During Conversion—Maximum Throughput

The maximum throughput rate per channel is determined mainly by the maximum SCK period of the host. When using the maximum throughput rate of 1 MSPS, th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) has an almost symmetric period for both safe data and quiet times $(\sim 500 \text{ ns}$ each; see [Figure 70\)](#page-33-1). Consequently, t_{DDC} is basically fixed and only provides the host ~500 ns to access data. Note that in [Figure 70,](#page-33-1) t_{AD} is for reference purposes only and denotes a time without digital activity because such activity should not occur during the sampling edge. For 17 SCK edges (worst case), the minimum SCK frequency required to achieve a 1 MSPS (1 µs between CNV rising) aggregate throughput rate is

$$
f_{SCK} \ge \frac{17}{t_{AD} + t_{DDC}} \ge 34 \text{ MHz}
$$

Although additional time to access data can be attained by transferring data during t_{DDCA}, this is not recommended because the [ADAS3022](http://www.analog.com/ADAS3022?src=ADAS3022.pdf) performs sensitive bit decisions during this time. If t_{DDCA} is used, however, the minimum SCK frequency is

$$
f_{SCK} \ge \frac{17}{t_{AD} + t_{DDC} + t_{DDCA}} \ge 25 \text{ MHz}
$$

Data Access After/Spanning Conversion—Host Determined Throughput

For hosts that do not have the 34 MHz or 25 MHz SCK rates available, the maximum throughput rate cannot be achieved because the data access time after conversion, t_{DAC}, must be increased to allow more time to access data. In this case, there are three methods to access data:

- The first method is to adjust tDAC for 17 SCK edges (worst case) and the additional \overline{CS} to CNV setup and hold times. In this case, all data access occurs during t_{DAC}. This is the only method that can be used when using a slow host that cannot break up data into bytes or other partial data bursts.
- A second method is to break up the data into bursts that can transfer part of the data during t_{DAC} of the current conversion and the rest of the data during t_{DDC} of the next conversion. Note that CS can stay low throughout the CNV rising phase; however, serial clock activity should pause while the input is being sampled.
- A third method is to use the second method along with the additional t_{DDCA}, again noting that digital activity must cease after this time to prevent the current conversion from becoming corrupted.

In any of these methods, if the time between conversions (tcyc) is exceeded for the fastest possible throughput mode $(CMS = 0)$, the conversion results will be inaccurate. If this is the case, the fully asynchronous mode ($CMS = 1$) must be selected (see the [Conversion Modes](#page-30-0) section for details).

[Figure 71](#page-34-2) shows a basic timing diagram for all three methods. For conversion (n), the data is read back after the end of a conversion (n), with the remainder of data read into the next $(n + 1)$ conversion.

ADAS3022 Data Sheet

GENERAL TIMING

[Figure 72](#page-34-1) is a general timing diagram showing the complete register to conversion and readback pipeline delay. The figure details the timing upon power-up or upon returning from a full power-down by use of the PD input. [Figure 73](#page-35-0) an[d Figure 74](#page-35-1) show the general timing diagrams when only the auxiliary ADC input channel pair is enabled for the data read during conversion (RDC) mode and the read after conversion (RAC) mode, respectively.

NOTES

1. DATA ACCESS CAN OCCUR DURING A CONVERSION (t_{DDC}), AFTER A CONVERSION (t_{DAC}), OR BOTH DURING AND AFTER A CONVERSION.
THE CONVERSION RESULT AND THE CFG REGISTER ARE UPDATED AT THE END OF A CONVERSION (EOC).

2. DATA ACCESS CAN ALSO OCCUR UP TO ${\rm t_{DDCA}}$ WHILE BUSY IS ACTIVE (SEE THE DIGITAL INTERFACE SECTION FOR DETAILS). ALL OF THE BUSY TIME CAN BE USED TO ACQUIRE DATA.

3. A TOTAL OF 16 SCK FALLING EDGES IS REQUIRED FOR A CONVERSION RESULT. AN ADDITIONAL 16 EDGES ARE REQUIRED TO READ BACK THE CFG RESULT ASSOCIATED WITH THE CURRENT CONVERSION.

4. CS CAN BE HELD LOW OR CONNECTED TO CNV. CS WITH FULL INDEPENDENT CONTROL IS SHOWN IN THIS FIGURE.

5. FOR OPTIMAL PERFORMANCE, DATA ACCESS SHOULD NOT OCCUR DURING THE SAMPLING EDGE. A MINIMUM TIME
OF THE APERTURE DELAY (t_{AD}) SHOULD ELAPSE PRIOR TO DATA ACCESS.

Figure 72. General Timing Diagram

SCK

1 16

10516-253

1 16 1 16

CONFIGURATION REGISTER

The configuration register, CFG, is a 16-bit, programmable register for selecting all of the [ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) user-programmable options (see [Table 11\)](#page-36-1). The register is loaded when data is read back for the first 16 SCK rising edges and is updated at the next EOC. Note that there is always a two-deep delay $(n + 2)$ when writing CFG and when reading back CFG for the setting associated with the current conversion.

The default CFG setting is applied when th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) returns from the reset state ($RESET = high$) to the operational state (RESET = low). However, when th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) returns from the full power-down state (PD = high) to an enabled state (PD = low), the default CFG setting is not applied, and at least two dummy

conversions are required for the user-specified CFG setting to take effect. Therefore, the default value is $CFG[15:0] = 0x8FCF$. This sets th[e ADAS3022](http://www.analog.com/ADAS3022?doc=ADAS3022.pdf) as follows:

- Overwrites contents of CFG register
- Selects the IN0 input channel referenced to COM
- Configures the PGIA gain to 0.20 (± 20.48 V)
- Selects the multiplexer input
- Disables the internal channel sequencer
- Disables the temperature sensor
- Enables the internal reference
- Selects normal conversion mode
- Selects SPI interface mode

Table 10. Configuration Register, CFG; Default Value = 0x8FCF (1000 1111 1100 1111)

ON DEMAND CONVERSION MODE

When the channel sequencer is disabled, the input channels can be selected for the on demand conversions based on the MUX and TEMPB bit settings, as shown i[n Table 12.](#page-37-2) For example, the only internal TEMP sensor channel conversions in this mode can be obtained by setting the $MUX = TEMPB = 0$.

Table 12. Input Channel Select

CHANNEL SEQUENCER DETAILS

Th[e ADAS3022](http://www.analog.com/ADAS3022?src=ADAS3022.pdf) includes a channel sequencer, which is useful for scanning channels in a sequential order. Channels are scanned individually with reference to COM or as pairs and can also include the auxiliary channel pair and/or the internal temperature sensor measurement. After the last programmed measurement is sampled, th[e ADAS3022](http://www.analog.com/ADAS3022?src=ADAS3022.pdf) sequencer is reset to the first channel (IN0) or channel pair (IN0/IN1) and repeats the sequence until the sequencer is disabled or an asynchronous RESET or PD occurs.

When the channel sequencer is enabled, for all differential pairs, the positive terminals are the even channels (IN0, IN2, IN4, and IN6), and the negative terminals are, conversely, the odd channels (IN1, IN3, IN5, and IN7). When the channel sequencer is disabled, the user can assign either positive or negative terminals to even or odd channels for all differential pairs, depending on the INx[14:12] settings. For example, if $INx[14:12] = 001$ when using the IN0/IN1 pair, IN1 is the positive input and IN0 is the negative input.

Each sequence loop always starts with IN0 or IN0/IN1 and terminates with either the last channel/channel pair set in the INx bits, the temperature sensor, or the auxiliary input channel, depending on the configuration word[. Table 13](#page-37-3) provides a quick reference for how the device responds to the programmed configuration. For the first case, the channel sequencer scans Channel IN0 through Channel IN3 in a repeated fashion. Note that the last conversion is corrupted when exiting the sequencer.

Table 13. Typical Channel Sequencer Example

INx and COM Inputs (MUX = 1, TEMPB = 1)

To use individual INx channels with reference to COM or pairs of INx channels in a sequence without converting the AUX or temperature sensor channels, the MUX and TEMPB bits must be set to 1. The last channel to be converted in the sequence is specified by the channel set in the INx bits. After the last channel is scanned, the next conversion starts over at IN0 or IN0/IN1. For paired channels, the channels are paired depending on the last channel set in INx. Note that the channels are always paired with the positive input on the even channels (IN0, IN2, IN4, IN6) and the negative input on the odd channels (IN1, IN3, IN5, IN7). Therefore, setting INx to 110 or 111 scans all pairs with the positive inputs dedicated to IN0, IN2, IN4, and IN6. For example, to scan four single channels, set INx to 011, COM to 1, and MUX to 1, which results in a sequence order of IN0, IN1, IN2, IN3, IN0, IN1, IN2, and IN3.

INx and COM Inputs with AUX Inputs (MUX = 0, TEMPB = 1)

To use individual INx channels with reference to COM or pairs of INx channels with the AUX inputs in a sequence, the MUX bit must be set to 0 to append the AUX channel to the end of the sequence (after the channel set in INx is scanned). Note that the AUX input is a pair, whereas the INx channel can be referenced to COM or pairs of INx channels. For example, to scan four single channels and the AUX inputs, set INx to 011, COM to 1, and MUX to 0, which results in a sequence order of IN0, IN1, IN2, IN3, AUX, IN0, IN1, IN2, IN3, AUX, and so on.

INx and COM Inputs with Temperature Sensor (MUX = 1, TEMPB = 0)

To append the temperature sensor conversion to the end of the input channel sequence, the TEMPB bit must be set low in the configuration word. Note that the temperature sensor requires at least 5 µs between conversions. The data is output in straight binary format.

INxand COM Inputs with AUX Inputs and Temperature Sensor(MUX = 0, TEMPB = 0)

Both temperature sensor conversions and auxiliary channel conversions can be appended to the end of the input sequence by setting the MUX and TEMPB bits in the CFG register. For example, to scan all input channels with respect to COM, the temperature sensor, and the auxiliary channel at once, the user must set INx to 111, COM to 1, MUX to 0, and TEMPB to 0. The resulting sequence would be IN0, IN1, IN2, IN3, IN4, IN5, IN6, IN7, temperature sensor, and AUX.

Sequencer Modes

Th[e ADAS3022](http://www.analog.com/ADAS3022?src=ADAS3022.pdf) has two sequencer modes, which are configured with the SEQ bits: basic mode and advanced mode. Basic mode can be used when all channels are configured with the same PGIA range. Advanced mode allows individual channel ranges to be programmed using two additional advanced sequence registers, ASR0 and ASR1. The SEQ bits are used to enable the sequencer. Setting SEQ to 01, 10, or 11 specifies which sequencer mode is used. Depending on the mode, basic or advanced sequencing determines the next data into DIN.

Note that for any sequencer update there exists a two-deep delay when writing the register for the setting to take effect.

Basic Sequencer Mode (SEQ = 11)

The basic mode is useful for systems that use the same PGIA range on all channels. In basic sequencer mode, all that is required is a single CFG word to place the [ADAS3022](http://www.analog.com/ADAS3022?src=ADAS3022.pdf) in an automatically scanned mode. On the second conversion following the EOC for sequencer CFG, the sequencer starts.

After the CFG for basic sequence updates, DIN must be held low for at least the MSB during the data readback or a new CFG word will update, disabling the sequencer.

Update During Sequence (SEQ = 01)

Some of the CFG settings, such as PGIA and CMS, can be updated during a sequence. Writing a new CFG word with the appropriate bits to be changed for the $(n + 2)$ conversion updates the sequencer from that point; all channels then use, for example, the new PGIA value. Note that changing bits in INx for the last channel or changing COM reinitializes the sequencer at the $(n + 2)$ conversion. A more practical method is to use the advanced sequencer mode as described in the [Advanced Sequencer Mode \(SEQ = 10\)](#page-38-0) section.

Advanced Sequencer Mode (SEQ = 10)

The advanced mode is useful for systems that require different gains for different individual INx inputs or different pairs of INx inputs. In this mode, two additional registers are used to program the various gain settings. After the initial CFG word enabling the advanced sequencer mode is written, th[e ADAS3022](http://www.analog.com/ADAS3022?src=ADAS3022.pdf) expects to receive at least one additional data transfer for the first advanced sequencer register, ASR0, or both advanced sequencer registers, depending on how many channels are in the sequence. Each ASR requires a conversion and a corresponding EOC to load the data into the device. The user cannot simply write 48 bits all at once because, as with all CFG word transfers, only the first 16 bits are latched and updated at EOC.

Note that the PGIA setting for IN0 or IN0/IN1 is written in the initial CFG register, and if using pairs of INx channels, only ASR0 is required. After the CFG and the associated advanced sequencer registers are updated, DIN must be held low for at least the MSB of subsequent data transfers; otherwise, the advanced sequencer mode will be aborted.

Table 14. Advanced Sequencer Register 0

Table 15. Advanced Sequencer Register 1

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

www.analog.com

Authorized Distribution Brand:

Website:

Welcome to visit www.ameya360.com

Contact Us:

Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

Sales: \mathbf{w}

- Direct +86 (21) 6401-6692
- Email amall@ameya360.com
- QQ 800077892
- Skype ameyasales1 ameyasales2

Customer Service:

Email service@ameya360.com

Partnership: $\mathcal{P}^{\mathcal{C}}$

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com