

ULTRALOW NOISE, HIGH PSRR, FAST RF 100-mA LOW-DROPOUT LINEAR REGULATORS

FEATURES


- 100-mA Low-Dropout Regulator With EN
- Available in 1.8-V, 3.3-V, 4.7-V, and Adj.
- High PSRR (70 dB at 10 kHz)
- Ultralow Noise (15 μV_{RMS})
- Fast Start-Up Time (63 μs)
- Stable With Any 1-μF Ceramic Capacitor
- Excellent Load/Line Transient
 Very Low Dropout Voltage (38 mV at Full Load, TPS79147)
- 5-Pin SOT23 (DBV) Package
- TPS792xx Provides EN Options

APPLICATIONS

- Cellular and Cordless Telephones
- VCOs
- RF
- Bluetooth[™], Wireless LAN
- Handheld Organizers, PDA

DESCRIPTION

The TPS791xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small outline, SOT23, package. Each device in the family is stable, with a small 1-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 38 mV at 100 mA, TPS79147). Each device achieves fast start-up times (approximately 63 µs with a 0.001 µF bypass capacitor) while consuming very low quiescent current (170 uA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79118 exhibits approximately 15 μ V_{RMS} of output voltage noise with a 0.1 µF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR and low noise features as well as the fast response time.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark owned by the Bluetooth SIG, Inc.



SLVS325C - MARCH 2001 - REVISED MAY 2002



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

Tj	VOLTAGE	PACKAGE	PART N	SYMBOL	
	1.2 to 5.5 V		TPS79101DBVT(1)	TPS79101DBVR(2)	PEUI
	1.8 V	SOT23	TPS79118DBVT(1)	TPS79118DBVR(2)	PERI
–40°C to 125°C	3.3 V	V (DBV)	TPS79133DBVT(1)	TPS79133DBVR ⁽²⁾	PESI
	4.7 V		TPS79147DBVT ⁽¹⁾	TPS79147DBVR ⁽²⁾	PETI

(1) The DBVT indicates tape and reel of 250 parts.

(2) The DBVR indicates tape and reel of 3000 parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	TPS79101, TPS79118 TPS79133, TPS79147
Input voltage range ⁽²⁾	-0.3 V to 6 V
Voltage range at EN	–0.3 V to Vj + 0.3 V
Voltage on OUT	-0.3 V to 6 V
Peak output current	Internally limited
ESD rating, HBM	2 kV
ESD rating, CDM	500 V
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, TJ	−40°C to 150°C
Operating ambient temperature range, T _A	-40°C to 85°C
Storage temperature range, T _{Stg}	−65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

PACKAGE DISSIPATION RATING

BOARD	PACKAGE	R_{θ} JC	$R_{\theta JA}$	DERATING FACTOR ABOVE T _A = 25°C	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low K(1)	DBV	63.75°C/W	256°C/W	3.906 mW/°C	391 mW	215 mW	156 mW
High K(2)	DBV	63.75°C/W	178.3°C/W	5.609 mW/°C	561 mW	308 mW	224 mW

(1) The JEDEC low-K (1s) board design used to derive this data was a 3-inch \times 3-inch, two-layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage, V _I (1)	2.7		5.5	V
Continuous output current, I_O (2)	0		100	mA
Operating junction temperature, TJ	-40		125	°C

(1) To calculate the minimum input voltage for your maximum output current, use the following formula:

 $V_{I}(min) = V_{O}(max) + V_{DO}(max load)$

(2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



SLVS325C - MARCH 2001 - REVISED MAY 2002

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, (T_J = -40 to 125 °C), V_I = V_{O(typ)} + 1 V, I_O = 1 mA, \overline{EN} = 0 V, C_O = 10 μ F, $C_{O(byp)}$ = 0.01 µF (unless otherwise noted)

PARAMETER		TEST CONE	DITIONS	MIN	TYP	MAX	UNIT	
		$T_J = 25^{\circ}C$, 1.22 V $\leq V_O \leq 5^{\circ}C$	5.2 V		VO			
	TPS79101	$0 \ \mu A < I_O < 100 \ mA(1),$ 1.22 V $\leq V_O \leq 5.2 \ V$	0.98 V _O		1.02 V _O			
Output voltage		T _J = 25°C			1.8			
	TPS79118	0 μA < I _O < 100 mA, 2.8 V	< Vj < 5.5 V	1.764		1.836	V	
	TD070400	TJ = 25°C			3.3		1	
	TPS79133	0 μA < I _O < 100 mA, 4.3 V	< VI < 5.5 V	3.234		3.366	1	
	TPS79147	TJ = 25°C			4.7			
	1P579147	$0 \ \mu A < I_{O} < 100 \ mA, 5.2 \ V$	4.606		4.794			
		$0 \ \mu A < I_O < 100 \ mA, T_J = 2$		170				
Quiescent current (GND current)		0 μA < I _O < 100 mA				250	μA	
Load regulation		$0 \ \mu A < I_{O} < 100 \ mA, T_{J} = 2$	25°C		5		mV	
Output voltage line regulation $(\Delta V_O/V_O)^{(2)}$		V_{O} + 1 V < $V_{I} \le 5.5$ V, T_{J} =		0.05		%/V		
	v0/v0)(=)	V_{O} + 1 V < $V_{I} \le 5.5$ V			0.12	%)/V		
			C _(byp) = 0.001 µF		32			
Output poice voltage (TDC70110	`	BW = 100 Hz to 100 kHz,	$C_{(byp)} = 0.0047 \mu F$		17],,	
Output noise voltage (TPS79118)	$I_{O} = 100 \text{ mA}, T_{J} = 25^{\circ}C$	$C_{(byp)} = 0.01 \ \mu F$		16		μ ^V RMS	
			$C_{(byp)} = 0.1 \ \mu F$		15			
			$C_{(byp)} = 0.001 \ \mu F$		53			
Time, start-up (TPS79133)		$R_L = 33 \Omega$, $C_0 = 1 \mu F$, T ₁ = 25°C	$C_{(byp)} = 0.0047 \mu F$		67		μs	
		19-20 0	$C_{(byp)} = 0.01 \ \mu F$		98			
Output current limit		$V_{O} = 0 V(1)$	285		600	mA		
UVLO threshold		V _{CC} rising	2.25		2.65	V		
UVLO hysteresis		$T_J = 25^{\circ}C$, V_{CC} rising			100		mV	

(1) The minimum IN operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 100 mA. (2) If $V_O \le 1.8$ V then $V_{Imin} = 2.7$ V, $V_{Imax} = 5.5$ V:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If $V_O \ge 2.5$ V then $V_{Imin} = V_O + 1$ V, $V_{Imax} = 5.5$ V:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1V))}{100} \times 1000$$



SLVS325C - MARCH 2001 - REVISED MAY 2002

ELECTRICAL CHARACTERISTICS continued

over recommended operating free-air temperature range, (T_J = -40 to 125 °C), V_I = V_{O(typ)} + 1 V, I_O = 1 mA, \overline{EN} = 0 V, C_O = 10 μ F, C_{O(byp)}= 0.01 μ F (unless otherwise noted)


PARAMETER		TE	ST CONDITIONS	MIN	TYP	MAX	UNIT	
Standby current		$\overline{EN} = V_{I},$	2.7 V < VI < 5.5 V		0.07	1	μA	
High level enable input voltage		2.7 V < VI < 5.5 V	V	2			V	
Low level enable input voltage		2.7 V < VI < 5.5 V	V			0.7	V	
Input current (EN)		EN = VI		-1		1	μA	
		f = 100 Hz, T	J = 25°C, I _O = 10 mA		80			
	70070440	f = 100 Hz, T	J = 25°C, I _O = 100 mA		75			
	TPS79118	f = 10 kHz, T	J = 25°C, I _O = 100 mA		72			
Deven even beste de actor de a		f = 100 kHz, T	J = 25°C, I _O = 100 mA		45			
Power supply ripple rejection		f = 100 Hz, T	J = 25°C, I _O = 10 mA		70	70 dB		
	TD070400	f = 100 Hz, T	$J = 25^{\circ}C$, $I_{O} = 100 \text{ mA}$		75			
	TPS79133	f = 10 kHz, T	$J = 25^{\circ}C$, $I_{O} = 100 \text{ mA}$		73			
		f = 100 kHz, T	$J = 25^{\circ}C$, $I_{O} = 100 \text{ mA}$		37			
	TD070400	I _O = 100 mA, T _o	J = 25°C		50			
	TPS79133	I _O = 100 mA			90			
Dropout voltage(1)	TD0704.47	I _O = 100 mA, T		38		mV		
	TPS79147	I _O = 100 mA			70			

(1) IN voltage equals V_O(typ) – 100 mV; The TPS79118 dropout voltage is limited by the input voltage range limitations.




SLVS325C - MARCH 2001 - REVISED MAY 2002

FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION



Terminal Functions

TE	RMINAL			DECORIDEION
NAME	ADJ	FIXED	I/O	DESCRIPTION
BYPASS	4	4		An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.
EN	3	3	I	The $\overline{\text{EN}}$ terminal is an input which enables or shuts down the device. When $\overline{\text{EN}}$ is a logic high, the device will be in shutdown mode. When $\overline{\text{EN}}$ is a logic low, the device will be enabled.
FB	5	N/A	Ι	This terminal is the feedback input voltage for the adjustable device.
GND	2	2		Regulator ground
IN	1	1	Ι	The IN terminal is the input to the device.
OUT	6	5	0	The OUT terminal is the regulated output of the device.



Figure 9

SLVS325C - MARCH 2001 - REVISED MAY 2002

TYPICAL CHARACTERISTICS




Figure 8

Figure 7

TRUMENTS www.ti.com

SLVS325C - MARCH 2001 - REVISED MAY 2002

TYPICAL CHARACTERISTICS





Figure 18




SLVS325C - MARCH 2001 - REVISED MAY 2002






SLVS325C - MARCH 2001 - REVISED MAY 2002


TYPICAL CHARACTERISTICS








TPS79118 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



TPS79118 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)






SLVS325C - MARCH 2001 - REVISED MAY 2002

APPLICATION INFORMATION

The TPS791xx family of low-dropout (LDO) regulators have been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170 μ A typically), and enable-input to reduce supply currents to less than 1 μ A when the regulator is turned off.

A typical application circuit is shown in Figure 32.





EXTERNAL CAPACITOR REQUIREMENTS

A 0.1- μ F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS791xx, is required for stability and to improve transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS791xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1 μ F. Any 1 μ F or larger ceramic capacitor is suitable. The device is also stable with a 0.47 μ F ceramic capacitor with at least 75 m Ω of ESR.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS791xx has a BYPASS pin which is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79118 exhibits approximately 15 μ V_{RMS} of output voltage noise using a 0.1 μ F ceramic bypass capacitor and a 1 μ F ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250 k Ω resistor and external capacitor.

BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.



POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$
(1)

Where:

T_Jmax is the maximum allowable junction temperature.

 $R_{\theta,IA}$ is the thermal resistance junction-to-ambient for the package, see the dissipation rating table.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
⁽²⁾

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

PROGRAMMING THE TPS79101 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS79101 adjustable regulator is programmed using an external resistor divider as shown in Figure 33. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$
(3)

Where:

 $V_{ref} = 1.2246 V typ$ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases V_O. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 50 μ A, C1 = 15 pF for stability, and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$$
(4)


In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. For voltages <1.8 V, the value of this capacitor should be 100 pF. For voltages >1.8 V, the approximate value of this capacitor can be calculated as:

$$C1 = \frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}$$
(5)

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage < 1.8 V is chosen, then the minimum recommended output capacitor is 2.2 μ F instead of 1 μ F.



SLVS325C - MARCH 2001 - REVISED MAY 2002



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	C1	
2.5 V	31.6 kΩ	30.1 kΩ	22 pF	
3.3 V	51 kΩ	30.1 kΩ	15 pF	
3.6 V	59 kΩ	30.1 kΩ	15 pF	

Figure 33. TPS79101 Adjustable LDO Regulator Programming

REGULATOR PROTECTION

The TPS791xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS791xx features internal current limiting and thermal protection. During normal operation, the TPS791xx limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS79101DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUI	Samples
TPS79101DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUI	Samples
TPS79101DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUI	Samples
TPS79101DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUI	Samples
TPS79118DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERI	Samples
TPS79118DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERI	Samples
TPS79118DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERI	Samples
TPS79118DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERI	Samples
TPS79133DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESI	Samples
TPS79133DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESI	Samples
TPS79133DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESI	Samples
TPS79133DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESI	Samples
TPS79147DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETI	Samples
TPS79147DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETI	Samples
TPS79147DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETI	Samples
TPS79147DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETI	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





www.ti.com

11-Apr-2013

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS79101, TPS79118, TPS79133, TPS79147 :

- Automotive: TPS79101-Q1, TPS79118-Q1, TPS79133-Q1, TPS79147-Q1
- Enhanced Product: TPS79101-EP, TPS79118-EP, TPS79133-EP, TPS79147-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79101DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79101DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79118DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79118DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79133DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79133DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79147DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS79147DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Dec-2013



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79101DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS79101DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS79118DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79118DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS79133DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79133DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS79147DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79147DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
 - A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com