



ESDA6V1M6, ESDA6V1-5M6

4- and 5-line Transil™ arrays for ESD protection

Features

- High ESD protection level
- High integration
- Suitable for high density boards
- 4 unidirectional Transil diodes (ESDA6V1M6)
- 5 unidirectional Transil diodes (ESDA6V1-5M6)
- Breakdown Voltage $V_{BR} = 6.1 \text{ V min}$
- High peak power dissipation: 100 Watts 8/20 μs
- Low leakage current $< 500 \text{ nA}$
- Low diode capacitance (70 pF typ at 0 V)
- Very small PCB area: 1.45 mm^2
- 500 microns pitch
- Lead-free package

Complies with the following standards:

- IEC 61000-4-2
 - 15 kV (air discharge)
 - 8 kV (contact discharge)
- MIL STD 883G- Method 3015-7: class 3B
 - $> 8 \text{ kV}$ (human body model)

Applications


Where transient overvoltage protection in ESD sensitive equipment is required, such as:

- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment



Micro QFN package

Figure 1. Functional diagram



Description

The ESDA6V1xxM6 are monolithic arrays designed to protect up to 4 or 5 lines against ESD transients.

The device is ideal for applications where both reduced print circuit board space and power absorption capability are required.

TM: Transil is a trademark of STMicroelectronics

1 Characteristics


Table 1. Absolute maximum ratings ($T_{amb} = 25\text{ }^{\circ}\text{C}$)

Symbol	Parameter		Value	Unit
V _{PP}	ESD IEC 61000-4-2, air discharge		±15	kV
	ESD IEC 61000-4-2, contact discharge		±11	
	MIL STD 883G- Method 3015-7: class 3B, (human body model)		25	
P _{PP}	Peak pulse power dissipation (8/20 μs) ⁽¹⁾	T _j initial = T _{amb}	100	W
I _{pp}	Repetitive peak pulse current typical value (8/20 μs)		8	A
T _j	Junction temperature		125	°C
T _{stg}	Storage temperature range		-55 to +150	°C
T _L	Maximum lead temperature for soldering during 10 s at 5 mm for case		260	°C
T _{OP}	Operating temperature range		-40 to +125	°C

1. For a surge greater than the maximum values, the diode will fail in short-circuit.

Table 2. Electrical characteristics ($T_{amb} = 25\text{ }^{\circ}\text{C}$)

Symbol	Parameter
V_{RM}	Stand-off voltage
V_{BR}	Breakdown voltage
V_{CL}	Clamping voltage
I_{RM}	Leakage current @ V_{RM}
I_{PP}	Peak pulse current
αT	Voltage temperature coefficient
V_F	Forward voltage drop



Symbol	Test Condition	Min	Typ	Max	Unit
V_{BR}	$I_R = 1\text{ mA}$	6.1		7.2	V
I_{RM}	$V_{RM} = 3\text{ V}$			500	nA
V_F	$I_F = 10\text{ mA}$			1	V
R_d			1		Ω
$\alpha T^{(1)}$	$I_R = 1\text{ mA}$			5	$10^{-4}/^{\circ}\text{C}$
C	$V_R = 0\text{ V DC}$, $F = 1\text{ MHz}$, $V_{osc} = 30\text{ mV}_{RMS}$		70		pF

1. $\Delta V_{BR} = \alpha T * (T_{amb} - 25\text{ }^{\circ}\text{C}) * V_{BR}(25\text{ }^{\circ}\text{C})$

Figure 2. Relative variation of peak pulse power versus initial junction temperature




Figure 3. Peak pulse power versus exponential pulse duration




Figure 4. Clamping voltage versus peak pulse current (typical values, 8/20 μs waveform)




Figure 5. Forward voltage drop versus peak forward current (typical values)




Figure 6. Junction capacitance versus reverse voltage applied (typical values)




Figure 7. Relative variation of leakage current versus junction temperature (typical values)




Figure 8. S21 attenuation measurement results of each channel




Figure 9. Analog crosstalk measurements between channels




Figure 10. ESD response to IEC 6100-4-2 (+15 kV air discharge) on each channel






Figure 11. ESD response to IEC 6100-4-2 (-15 kV air discharge) on each channel



2 Ordering information scheme

Figure 12. Ordering information scheme



3 Package information

- Epoxy meets UL94, V0


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at www.st.com.

Table 3. Package dimensions

Ref	Dimensions					
	Millimeters			Inches		
	Min	Typ	Max	Min	Typ	Max
A	0.50	0.55	0.60	0.020	0.022	0.024
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.18	0.25	0.30	0.007	0.010	0.012
D ⁽¹⁾		1.45			0.057	
E ⁽¹⁾		1.00			0.039	
e ⁽²⁾		0.50			0.020	
k	0.20			0.008		
L	0.30	0.35	0.40	0.012	0.014	0.016

1. ± 0.1 mm
2. ± 0.05 mm

Figure 13. Footprint dimensions in mm [inches]



Technical drawing of a tape reel showing dimensions and markings. The drawing includes a side view on the left and a top view on the right. Key dimensions and features are labeled:

- Side View Dimensions:**
 - Overall width: 0.75
 - Overall height: 8.0 ± 0.3
 - Inner height: 1.85
- Top View Dimensions:**
 - Overall width: 1.75 ± 0.1
 - Overall height: 3.5 ± 0.03
 - Distance between first and second holes: 2.0 ± 0.05
 - Distance between second and third holes: 4.00 ± 0.1
 - Hole diameter: $\phi 1.5 \pm 0.1$
 - Distance from left edge to first hole: 0.75
 - Distance from left edge to first square marking: 1.20
 - Distance between first and second square markings: 4.00
- Markings and Labels:**
 - Dot identifying Pin A1 location:** Points to a dot in the first square marking.
 - X: Marking:** Points to an 'X' in the first square marking.
 - User direction of unreeling:** Indicated by an arrow pointing to the right.


6/11

4 Recommendation on PCB assembly

4.1 Stencil opening design

1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 15. Stencil opening dimensions



- b) General design rule


Stencil thickness (T) = 75 ~ 125 μm

$$\text{Aspect Ratio} = \frac{W}{T} \geq 1.5$$

$$\text{Aspect Area} = \frac{L \times W}{2T(L + W)} \geq 0.66$$

2. Reference design
 - a) Stencil opening thickness: 100 μm
 - b) Stencil opening for leads: Opening to footprint ratio is 90%.

Figure 16. Recommended stencil window position



4.2 Solder paste

1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
2. “No clean” solder paste is recommended.
3. Offers a high tack force to resist component movement during high speed.
4. Solder paste with fine particles: powder particle size is 20-45 μm .

4.3 Placement


1. Manual positioning is not recommended.
2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
3. Standard tolerance of ± 0.05 mm is recommended.
4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

4.4 PCB design preference

1. To control the solder paste amount, the closed via is recommended instead of open vias.
2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

4.5 Reflow profile

Figure 17. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement.

5 Ordering information

Table 4. Ordering information

Order code	Marking	Package	Weight	Base qty	Delivery mode
ESDA6V1M6	J ⁽¹⁾	Micro QFN	2.2 mg	3000	Tape and reel
ESDA6V1-5M6	J ⁽¹⁾	Micro QFN	2.2 mg	3000	Tape and reel

1. The marking can be rotated by 90° to differentiate assembly location

6 Revision history

Table 5. Document revision history

Date	Revision	Changes
19-Sep-2005	1	Initial release.
10-Oct-2005	2	Package title changed from DFN to QFN. No technical changes.
01-Feb-2007	3	Reformatted to current standard. Added note on marking rotation in section 3. Package information.
18-Feb-2008	4	Reformatted to current standards. Corrected inch measurements in Table 3 on page 5 . Added Section 4: Recommendation on PCB assembly .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com