

4-Channel And 6-Channel High Speed, Auto-direction Sensing Logic Level Translators

The ISL3034E, ISL3035E, ISL3036E 4- and 6-channel bi-directional, auto-direction sensing, level translators provide the required level shifting in multi-voltage systems at data transfer rates up to 100Mbps. The auto-direction sensing feature makes the ISL3034E, ISL3035E, ISL3036E ideally suited for memory-card level translation (or for generic four to six channel level translation) especially if bit-by-bit direction control is desired. The V_{CC} and V_L supply voltages set the logic levels on either side of the device. Logic signals present on the IC's V_L side appear as higher voltage logic signals on the IC's V_{CC} side and vice versa. The ISL3035E features a CLK_RET output that returns the same clock signal applied to the CLK_VL input, but with timing that mimics the data returning from the I/OV_{CC} inputs.

The ISL3034E, ISL3035E, ISL3036E operate at full speed with external input drivers that source as little as 4mA output current. Each I/O channel is pulled up to V_{CC} or V_L by an internal 30μA current source, allowing the ISL3034E, ISL3035E, ISL3036E to be driven by either push-pull or open-drain drivers.

The ISL3034E and ISL3036E include an enable (EN) input that when driven low places the IC into a low-power shutdown mode, with all I/O lines tri-stated. All versions feature an automatic shutdown mode, that places the part in the same shutdown state when V_{CC} is less than V_L . The states of I/OV_{CC} and I/OV_L during shutdown are chosen by selecting the appropriate product (see Table 1).

The ISL3034E, ISL3035E, ISL3036E operate with V_{CC} voltages from +2.2V to +3.6V and V_L voltages from +1.35V to +3.2V, making them ideal for data transfer between low-voltage microcontrollers or ASICs and higher voltage components.

TABLE 1. SUMMARY OF FEATURES

| PART NUMBER | DATA RATE (Mbps) | NUMBER OF CHANNELS | EN PIN? | I/OV _L SHDN STATE | I/OV _{CC} SHDN STATE |
|-------------|------------------|--------------------|---------|------------------------------|-------------------------------|
| ISL3034E | 100 | 6 | YES | 16.5kΩ to V_L | 16.5kΩ to V_{CC} |
| ISL3035E | 100 | 6 | NO | 75kΩ to V_L | High Impedance |
| ISL3036E | 100 | 4 | YES | 16.5kΩ to V_L | 16.5kΩ to V_{CC} |


Features

- Best-In-Class ESD Protection: ±15kV IEC61000-4-2 ESD Protection on ALL Input, Output, and I/O Lines
- 100Mbps Guaranteed Data Rate
- Four (ISL3036) or Six (ISL3034, ISL3035) Bi-directional Channels
- Auto-direction Sensing Eliminates Direction Control Logic Pins
- Enable Input (ISL3034E, ISL3036E) for Logic Control of Low Power SHDN Mode
- Clock Return Output (ISL3035E)
- Compatible with 4mA Input Drivers or Larger
- +1.35V ≤ V_L ≤ +3.2V and +2.2V ≤ V_{CC} ≤ +3.6V Supply Voltage Range
- Pb-Free (RoHS Compliant)
- 16Ld μTQFN (2.6mmx1.8mm), 16 Ld TQFN (3mmx3mm), and 14 Ld QFN (3.5mmx3.5mm) Packages

Applications

- Simplifies the Interface Between Two Logic ICs Operating at Different Supply Voltages
- SD Card and MiniSD Card Level Translation
- MMC (Multi Media Card) Level Translation
- Memory Stick Card Level Translation

Typical Operating Circuit





Ordering Information

| PART NUMBER | PART MARKING | TEMP. RANGE (°C) | PACKAGE (Pb-free) | PKG. DWG. # |
|-----------------------------|--------------|------------------|-------------------|--------------|
| ISL3034EIRTZ (Note 1) | 34TZ | -40 to +85 | 16 Ld TQFN | L16.3x3A |
| ISL3034EIRTZ-T (Notes 1, 3) | 34TZ | -40 to +85 | 16 Ld TQFN | L16.3x3A |
| ISL3034EIRUZ-T (Notes 2, 3) | GAE | -40 to +85 | 16 Ld μ TQFN | L16.2.6x1.8A |
| ISL3035EIRTZ (Note 1) | 35TZ | -40 to +85 | 16 Ld TQFN | L16.3x3A |
| ISL3035EIRTZ-T (Notes 1, 3) | 35TZ | -40 to +85 | 16 Ld TQFN | L16.3x3A |
| ISL3035EIRUZ-T (Notes 2, 3) | GAF | -40 to +85 | 16 Ld μ TQFN | L16.2.6x1.8A |
| ISL3036EIRZ-T (Notes 1, 3) | 36EZ | -40 to +85 | 14 Ld QFN | L14.3.5x3.5 |
| ISL3036EIRUZ-T (Notes 2, 3) | GAK | -40 to +85 | 16 Ld μ TQFN | L16.2.6x1.8A |





NOTES:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. Please refer to TB347 for details on reel specifications.

Pinouts



Pinouts (Continued)



Pin Descriptions

| NAME | FUNCTION | NOTES |
|----------------------|---|--|
| V _{CC} | V _{CC} power supply, +2.2V to +3.6V. Decouple V _{CC} to ground with a 0.1μF capacitor. | For normal operation, V _{CC} > V _L . |
| V _L | V _L logic supply, +1.35V to +3.2V. Decouple V _L to ground with a 0.1μF capacitor. | For normal operation, V _{CC} > V _L . |
| GND | Ground Pin | |
| EN | ±15kV IEC61000 ESD Protected Enable Input. Logic "0" puts the device in shutdown. Logic "1" enables the device. | ISL3034E and ISL3036E only |
| I/OV _{CC} x | ±15kV IEC61000 ESD Protected Input/Output channel referenced to V _{CC} . | |
| CLK_V _{CC} | ±15kV IEC61000 ESD Protected Input/Output clock channel referenced to V _{CC} . | ISL3035E only |
| I/OV _L x | ±15kV IEC61000 ESD Protected Input/Output channel referenced to V _L . | |
| CLK_V _L | IEC61000 ESD Protected Input clock channel referenced to V _L . | ISL3035E only |
| CLK_RET | IEC61000 ESD Protected Output clock channel referenced to V _L . | ISL3035E only |

ISL3034E, ISL3035E, ISL3036E

Electrical Specifications $V_{CC} = +2.2V$ to $+3.6V$, $V_L = +1.35V$ to $+3.2V$, $EN = V_L$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $V_L = +1.8V$ and $T_A = +25^\circ C$. (Note 6). (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | TEMP (°C) | MIN (Note 8) | TYP | MAX (Note 8) | UNITS | |
|---|-------------------|---|------------------------|---------------------|-------|-----------------------|-------|----|
| ESD PROTECTION | | | | | | | | |
| All Input and I/O Pins From Pin to GND | | IEC61000-4-2 Air-Gap Discharge | 25 | - | ±15 | - | kV | |
| | | IEC61000-4-2 Contact Discharge | 25 | - | >±9 | - | kV | |
| | | Human Body Model | 25 | - | ±15 | - | kV | |
| All Pins | | HBM, per JEDEC | 25 | - | >±12 | - | kV | |
| | | Machine Model, per JEDEC | 25 | - | ±1300 | - | V | |
| LOGIC-LEVEL THRESHOLDS | | | | | | | | |
| I/OV _L , CLK_V _L Input Voltage High Threshold | V _{IHL} | (Note 7) | Full | - | - | V _L - 0.2 | V | |
| I/OV _L , CLK_V _L Input Voltage Low Threshold | V _{ILL} | (Note 7) | Full | 0.15 | - | - | V | |
| I/OV _{CC} , CLK_V _{CC} Input Voltage High Threshold | V _{IHC} | (Note 7) | Full | - | - | V _{CC} - 0.4 | V | |
| I/OV _{CC} , CLK_V _{CC} Input Voltage Low Threshold | V _{ILC} | (Note 7) | Full | 0.2 | - | - | V | |
| EN Input Voltage High Threshold | V _{IH} | | Full | - | - | V _L - 0.4 | V | |
| EN Input Voltage Low Threshold | V _{IL} | | Full | 0.4 | - | - | V | |
| I/OV _L , CLK_RET Output Voltage High | V _{OHL} | I _{OH} = 20µA, I/OV _{CC} ≥ V _{CC} - 0.4V | Full | 2/3 V _L | - | - | V | |
| I/OV _L , CLK_RET Output Voltage Low | V _{OLL} | I _{OL} = 20µA, I/OV _{CC} ≤ 0.2V | Full | - | - | 1/3 V _L | V | |
| I/OV _{CC} , CLK_V _{CC} Output Voltage High | V _{OHC} | I _{OH} = 20µA, I/OV _L ≥ V _L - 0.2V | Full | 2/3 V _{CC} | - | - | V | |
| I/OV _{CC} , CLK_V _{CC} Output Voltage Low | V _{OLC} | I _{OL} = 20µA, I/OV _L ≤ 0.15V | Full | - | - | 1/3 V _{CC} | V | |
| RISE/FALL TIME ACCELERATOR STAGE | | | | | | | | |
| Accelerator Pulse Duration | | On falling edge | 25 | - | 3 | - | ns | |
| | | On rising edge | 25 | - | 3 | - | ns | |
| I/OV _L , CLK_RET Output Accelerator Source Impedance | | V _L = 1.62V | 25 | - | 11 | - | Ω | |
| | | V _L = 3.2V | 25 | - | 6 | - | Ω | |
| I/OV _{CC} , CLK_V _{CC} Output Accelerator Source Impedance | | V _{CC} = 2.2V | 25 | - | 9 | - | Ω | |
| | | V _{CC} = 3.6V | 25 | - | 8 | - | Ω | |
| I/OV _L , CLK_RET Output Accelerator Sink Impedance | | V _L = 1.62V | 25 | - | 9 | - | Ω | |
| | | V _L = 3.2V | 25 | - | 8 | - | Ω | |
| I/OV _{CC} , CLKV _{CC} Output Accelerator Sink Impedance | | V _{CC} = 2.2V | 25 | - | 10 | - | Ω | |
| | | V _{CC} = 3.6V | 25 | - | 9 | - | Ω | |
| TIMING CHARACTERISTICS (R _{SOURCE} = 150Ω, Input rise/fall time ≤ 1ns) | | | | | | | | |
| I/OV _{CC} , CLK_V _{CC} Rise Time | t _{RVCC} | R _S = 150Ω, C _{I/OVCC} = 10pF, C _{CLK_VCC} = 10pF, push-pull drivers | Full | - | - | 3.2 | ns | |
| I/OV _{CC} , CLK_V _{CC} Fall Time | t _{FVCC} | R _S = 150Ω, C _{I/OVCC} = 10pF, C _{CLK_VCC} = 10pF | Full | - | - | 3.2 | ns | |
| I/OV _L , CLK_RET Rise Time | t _{RVL} | R _S = 150Ω, C _{I/OVL} = 15pF, C _{CLK_RET} = 15pF, push-pull drivers | V _L ≥ 1.35V | Full | - | - | 4 | ns |
| | | | V _L ≥ 1.62V | Full | - | - | 3.5 | ns |

Electrical Specifications

$V_{CC} = +2.2V$ to $+3.6V$, $V_L = +1.35V$ to $+3.2V$, $EN = V_L$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $V_L = +1.8V$ and $T_A = +25^\circ C$. (Note 6). (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | TEMP (°C) | MIN (Note 8) | TYP | MAX (Note 8) | UNITS |
|--|---------------------|--|------------------------|--------------|-----|--------------|-------|
| I/OV _L , CLK_RET Fall Time | t _{FVL} | R _S = 150Ω, C _{I/OVL} = 15pF, C _{CLK_RET} = 15pF | V _L ≥ 1.35V | Full | - | 4 | ns |
| | | | V _L ≥ 1.62V | Full | - | 3.5 | ns |
| I/OV _{CC} , CLK_V _{CC} Propagation Delay (Driving I/OV _L , CLK_V _L) | t _{PDVCC} | R _S = 150Ω, C _{I/OVCC} = 10pF, C _{CLK_VCC} = 10pF, push-pull drivers | V _L ≥ 1.35V | Full | - | 7.5 | ns |
| | | | V _L ≥ 1.62V | Full | - | 6.5 | ns |
| t _{PDVCC} Channel-to-Channel Skew (Note 9) | t _{SKEWC} | | V _L ≥ 1.35V | Full | - | 1.3 | ns |
| | | | V _L ≥ 1.62V | Full | - | 1 | ns |
| I/OV _L , CLK_RET Propagation Delay (Driving I/OV _{CC} , CLK_V _{CC}) | t _{PDVL} | R _S = 150Ω, C _{I/OVL} = 15pF, C _{CLK_RET} = 15pF, push-pull drivers | Full | - | - | 6.5 | ns |
| t _{PDVL} Channel-to-Channel Skew (Note 9) | t _{SKEWL} | | V _L ≥ 1.35V | Full | - | 1.3 | ns |
| | | | V _L ≥ 1.62V | Full | - | 0.8 | ns |
| Delay from EN High to I/OV _{CC} Active | t _{EN-VCC} | R _{LOAD} = 1MΩ, C _{I/OVCC} = 10pF (ISL3034E and ISL3036E) | 25 | - | 1.5 | - | μs |
| Delay from EN High to I/OV _L Active | t _{EN-VL} | R _{LOAD} = 1MΩ, C _{I/OVL} = 15pF (ISL3034E and ISL3036E) | 25 | - | 1.5 | - | μs |
| Maximum Data Rate | D.R.1.35 | Push-pull operation, R _{SOURCE} = 150Ω, C _{I/OVCC} = 10pF, C _{I/OVL} = 15pF, C _{CLK_VCC} = 10pF, C _{CLK_RET} = 15pF | V _L ≥ 1.35V | Full | 85 | - | Mbps |
| | D.R.1.6 | | V _L ≥ 1.62V | Full | 100 | - | Mbps |

NOTES:

- V_L must be less than or equal to V_{CC} - 0.2V during normal operation. However, V_L can be greater than V_{CC} during start-up and shutdown conditions and the part will not latch-up nor be damaged.
- Input thresholds are referenced to the boost circuit.
- Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- Delta between all I/OV_L channel prop delays, or delta between all I/OV_{CC} channel prop delays, all channels tested at the same test conditions.

Test Circuits and Waveforms




FIGURE 1A. TEST CIRCUIT




FIGURE 1B. MEASUREMENT POINTS

FIGURE 1. I/OV_{CC} OUTPUT PROPAGATION DELAY AND TRANSITION TIMES (PUSH - PULL)

Test Circuits and Waveforms (Continued)




FIGURE 2A. TEST CIRCUIT





FIGURE 2B. MEASUREMENT POINTS

FIGURE 2. I/OV_L OUTPUT PROPAGATION DELAY AND TRANSITION TIMES (PUSH - PULL)



| PARAMETER | SW1 | SW2 |
|-----------|----------|----------|
| t_{ENL} | GND | V_{CC} |
| t_{ENH} | V_{CC} | GND |

FIGURE 3A. TEST CIRCUIT





FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. I/OV_{CC} OUTPUT ENABLE TIMES



| PARAMETER | SW1 | SW2 |
|-----------|-------|-------|
| t_{ENL} | GND | V_L |
| t_{ENH} | V_L | GND |

FIGURE 4A. TEST CIRCUIT




FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. I/OV_L OUTPUT ENABLE TIMES

Application Information

Overview

The ISL3034E, ISL3035E, ISL3036E are 100Mbps, bi-directional voltage level translating ICs for multi-supply voltage systems. These products shift lower voltage levels on one interface side (supplied by V_L) to a higher voltage level on the other interface side (supplied by V_{CC}), or vice versa. V_{OH} of the I/OV_L pins tracks the V_L supply, while V_{OH} of the I/OV_{CC} pins tracks the V_{CC} supply.

These ICs feature bit-by-bit auto-direction sensing to increase flexibility, and to eliminate the need for direction control pins. On chip pull-up current sources in the active mode, and pull-up resistors in SHDN mode, eliminate the need for most external bus resistors. Drivers interfacing with these level translators may be open-drain or push-pull types, and all three versions may also be used for unidirectional level shifting.

The three versions share the same architecture, but the ISL3034E is a general purpose 6-Channel version, while the 6-Channel ISL3035E specifically targets SD Card and other memory card applications. The 4-channel ISL3036 targets nibble and byte based applications, as well as 4-wire SPI interfaces. Power supply ranges allow level shifting between 1.5V, 1.8V, and 2.5V powered devices on the V_L side to 2.5V, and 3.3V devices on the V_{CC} side.

Principles of Operation

When enabled, these level shifters detect transitions on an I/O pin, and drive the appropriate logic level on the corresponding I/O pin on the other "side". If the transition was low-to-high, the channel shifts the voltage up to V_{CC} (for transitions on an I/OV_L pin) or down to V_L (for transitions on an I/OV_{CC} pin), and then drives the shifted level on the other side. The ISL3035E enables whenever $V_{CC} > V_L + 200\text{mV}$, while the ISL3034E and ISL3036E enable if $EN = 1$ AND $V_{CC} > V_L + 200\text{mV}$.

Upon detecting a transition on either I/O pin, that channel's accelerator circuitry actively drives the opposite side's (output) pin to GND or the output's supply rail, and then turns off. Weak hold circuitry then maintains the logic state until the input is 3-stated, or until another active transition occurs on either I/O pin for that channel. Figure 5 shows the simplified block diagram of one level shifting channel. The accelerator circuitry comprises high and low threshold detectors, one shots with level shifters and large output drivers. A transition on one of the I/OV_L or I/OV_{CC} pins momentarily defines that pin as an input. When the high or low threshold is crossed, a one-shot fires either the PMOS or NMOS driver, respectively, on the opposite side (effectively the output). These drivers are large enough to quickly drive the output node to its respective supply or to GND. Note that this transition on the "output" trips the transition detector on that pin, firing its accelerator, which feeds back to the "input" to help reinforce slow transitions, such as those from an




FIGURE 5. ONE CHANNEL SIMPLIFIED SCHEMATIC

open-drain type driver. Once the one-shot - and thus the accelerator - times out (approximately 3ns to 4ns), the large output drivers tri-state and the pins are weakly held in the last state by the small NMOS transistor between I/OV_L and I/OV_{CC} (for a low) or by the small current sources (for a high). In this static state, the I/O pins are easily overdriven by the next transition from an external driver. Having large pull-up and pull-down devices in the accelerator (vs just an active pull-up) nearly eliminates the concern about the external driver's output impedance, and that impedance's effect on V_{OL} , fall times and data rate.

The weak pull-up current sources on each I/O pin and the NMOS pass transistors, remain ON whenever the IC is enabled. If a channel's external driver tri-states, the weak pull-up currents either keep the I/O pins high, or if the last state was a low the current sources pull the I/O pins high. In the latter case, each channel's accelerators will once again fire when either the I/OV_L or the I/OV_{CC} voltage crosses the accelerator's high threshold level.

Auto Direction Sensing

Each level translator channel independently and automatically determines the direction of data transfer without any external control signals. As described earlier, a transition on either of the channel's I/O pins momentarily defines that pin as an input, which then translates and drives that input signal to the channel's corresponding pin on the other port (now the output). After a brief period of active driving, both I/O pins return to their weak "hold" mode, where the next transition on either I/O pin determines the direction for the next transfer.

Auto sensing saves valuable processor GPIO pins (three [CLK, CMD, DAT] for SD Card applications, or six for the general purpose hex case), and simplifies the software associated with the peripheral interface.

Using Open Drain Drivers

These level translators' accelerator based architecture works equally well when driven by push-pull or open drain type drivers (e.g., for the CMD line initialization in MMC

Best-in-Class ESD Protection

All pins on these devices include class 3 (>12kV) Human Body Model (HBM) ESD protection structures, but the input and I/O pins incorporate advanced structures allowing them to survive ESD events in excess of $\pm 15\text{kV}$ HBM and $\pm 15\text{kV}$ to IEC61000-4-2. The I/OV_{CC} pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a memory card, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up and without degrading the level shifting performance. This built-in ESD protection eliminates the need for board level protection structures (e.g., transient suppression diodes) and the associated, undesirable capacitive load they present. To ensure the full benefit of the built-in ESD protection, connect the IC's GND pin directly to a low impedance GND plane.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (typically I/OV_{CC} pins in memory card applications) but the ISL3034E, ISL3035E, and ISL3036E feature IEC61000 ESD protection on all logic and I/O pins (both I/OV_L and I/OV_{CC}, as well as CLK pins). Unlike HBM and MM methods which only test each pin-to-pin combination without applying power, IEC61000 testing is also performed with the IC in its typical application

configuration (power applied). The IEC61000 standard's lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into these devices' pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection.

AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. All the EN, CLK, and I/O pins withstand $\pm 15\text{kV}$ air-gap discharges, relative to GND.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than $\pm 9\text{kV}$. Devices in this family survive $\pm 9\text{kV}$ contact discharges (relative to the GND pin) on the EN, CLK, and I/O pins.

Layout and Decoupling Considerations

These level translators' high data rates and fast signal transitions require that the accelerators have high transient currents. Thus, short, low inductance supply traces and decoupling within 1/8th inch of the IC are imperative with very low impedance GND return paths.

Typical Performance Curves

$V_{CC} = 3.3\text{V}$, $V_L = 1.8\text{V}$, $C_L = 15\text{pF}$, $R_{SOURCE} = 150\Omega$, Data Rate = 100Mbps, push-pull driver, $T_A = +25^\circ\text{C}$; Unless Otherwise Specified.




FIGURE 7. V_L SUPPLY CURRENT vs V_{CC} SUPPLY VOLTAGE




FIGURE 8. V_L SUPPLY CURRENT vs V_L SUPPLY VOLTAGE

Typical Performance Curves

$V_{CC} = 3.3V$, $V_L = 1.8V$, $C_L = 15pF$, $R_{SOURCE} = 150\Omega$, Data Rate = 100Mbps, push-pull driver, $T_A = +25^\circ C$; Unless Otherwise Specified. (Continued)




FIGURE 9. V_{CC} SUPPLY CURRENT vs V_{CC} SUPPLY VOLTAGE




FIGURE 10. V_{CC} SUPPLY CURRENT vs V_L SUPPLY VOLTAGE




FIGURE 11. SUPPLY CURRENT vs TEMPERATURE




FIGURE 12. SUPPLY CURRENT vs TEMPERATURE




FIGURE 13. V_L SUPPLY CURRENT vs I/OV_L CAPACITIVE LOAD




FIGURE 14. V_{CC} SUPPLY CURRENT vs I/OV_{CC} CAPACITIVE LOAD

Typical Performance Curves

$V_{CC} = 3.3V$, $V_L = 1.8V$, $C_L = 15pF$, $R_{SOURCE} = 150\Omega$, Data Rate = 100Mbps, push-pull driver, $T_A = +25^\circ C$; Unless Otherwise Specified. (Continued)




FIGURE 15. RISE/FALL TIME vs I/OV_{CC} CAPACITIVE LOAD




FIGURE 16. RISE/FALL TIME vs I/OV_L CAPACITIVE LOAD




FIGURE 17. PROPAGATION DELAY vs I/OV_{CC} CAPACITIVE LOAD




FIGURE 18. PROPAGATION DELAY vs I/OV_L CAPACITIVE LOAD




FIGURE 19. I/OV_{CC} OUTPUT WAVEFORMS (100Mbps)




FIGURE 20. I/OV_L OUTPUT WAVEFORMS (100Mbps)

Typical Performance Curves

$V_{CC} = 3.3V$, $V_L = 1.8V$, $C_L = 15pF$, $R_{SOURCE} = 150\Omega$, Data Rate = 100Mbps, push-pull driver, $T_A = +25^\circ C$; Unless Otherwise Specified. (Continued)




FIGURE 21. ISL3035E CLOCK WAVEFORMS (100Mbps)

Die Characteristics

SUBSTRATE AND TQFN/QFN THERMAL PAD
POTENTIAL (POWERED UP):

GND

TRANSISTOR COUNT:

ISL3034E, ISL3035E - 2600

ISL3036E - 2000

PROCESS:


Si Gate BiCMOS

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)



L16.2.6x1.8A

16 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS | | | NOTES |
|--------|-------------|---------|------|-------|
| | MIN | NOMINAL | MAX | |
| A | 0.45 | 0.50 | 0.55 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.127 REF | | | - |
| b | 0.15 | 0.20 | 0.25 | 5 |
| D | 2.55 | 2.60 | 2.65 | - |
| E | 1.75 | 1.80 | 1.85 | - |
| e | 0.40 BSC | | | - |
| K | 0.15 | - | - | - |
| L | 0.35 | 0.40 | 0.45 | - |
| L1 | 0.45 | 0.50 | 0.55 | - |
| N | 16 | | | 2 |
| Nd | 4 | | | 3 |
| Ne | 4 | | | 3 |
| θ | 0 | - | 12 | 4 |

Rev. 5 2/09

NOTES:


1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side, respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05mm.
8. Maximum allowable burrs is 0.076mm in all directions.
9. JEDEC Reference MO-255.
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

Package Outline Drawing

L14.3.5x3.5

14 LEAD QUAD DUAL FLAT NO-LEAD PLASTIC PACKAGE (QFN)


Rev 0, 2/08



NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Lead width dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Thin Quad Flat No-Lead Plastic Package (TQFN)
Thin Micro Lead Frame Plastic Package (TMLFP)



L16.3x3A

16 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS | | | NOTES |
|----------|-------------|---------|------|----------|
| | MIN | NOMINAL | MAX | |
| A | 0.70 | 0.75 | 0.80 | - |
| A1 | - | - | 0.05 | - |
| A2 | - | - | 0.80 | 9 |
| A3 | 0.20 REF | | | 9 |
| b | 0.18 | 0.23 | 0.30 | 5, 8 |
| D | 3.00 BSC | | | - |
| D1 | 2.75 BSC | | | 9 |
| D2 | 1.35 | 1.50 | 1.65 | 7, 8, 10 |
| E | 3.00 BSC | | | - |
| E1 | 2.75 BSC | | | 9 |
| E2 | 1.35 | 1.50 | 1.65 | 7, 8, 10 |
| e | 0.50 BSC | | | - |
| k | 0.20 | - | - | - |
| L | 0.30 | 0.40 | 0.50 | 8 |
| N | 16 | | | 2 |
| Nd | 4 | | | 3 |
| Ne | 4 | | | 3 |
| P | - | - | 0.60 | 9 |
| θ | - | - | 12 | 9 |

Rev. 0 6/04

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on each D and E.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
10. Compliant to JEDEC MO-220WEED-2 Issue C, except for the E2 and D2 MAX dimension.

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692
Email amall@ameya360.com
QQ 800077892
Skype ameyasales1 ameyasales2

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333
Email mkt@ameya360.com