

# 1.6 TO 2.7 GBPS TRANSCEIVER

Check for Samples: TLK2711A

## **FEATURES**

- 1.6 to 2.7 Gigabits Per Second (Gbps) Serializer/Deserializer
- **Hot-Plug Protection**
- **High-Performance 80-Pin BGA Microstar** • Junior<sup>™</sup> Package (GQE)
- 2.5-V Power Supply for Low Power Operation
- **Programmable Preemphasis Levels on Serial** • Output
- Interfaces to Backplane, Copper Cables, or **Optical Converters**
- On-Chip 8-bit/10-bit Encoding/Decoding, **Comma Detect**

- **On-Chip PLL Provides Clock Synthesis From** • **Low-Speed Reference**
- **Receiver Differential Input Thresholds 200 mV** Minimum
- Low Power: < 500 mW .
- **3 V Tolerance on Parallel Data Input Signals**
- **16-Bit Parallel TTL Compatible Data Interface** •
- Ideal for High-Speed Backplane Interconnect and Point-to-Point Data Link
- Industrial Temperature Range (-40°C to 85°C **RCP Package Only)**
- Loss of Signal (LOS) Detection
- Integrated 50-Ω Termination Resistors on RX •

## DESCRIPTION

The TLK2711A is a member of the WizardLink transceiver family of multigigabit transceivers, intended for use in ultrahigh-speed bidirectional point-to-point data transmission systems. The TLK2711A supports an effective serial interface speed of 1.6 Gbps to 2.7 Gbps, providing up to 2.16 Gbps of data bandwidth.

The primary application of this chip is to provide very high-speed I/O data channels for point-to-point baseband data transmission over controlled impedance media of approximately 50Ω. The transmission media can be printed-circuit board, copper cables, or fiber-optic cable. The maximum rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

This device can also be used to replace parallel data transmission architectures by providing a reduction in the number of traces, connector terminals, and transmit/receive terminals. Parallel data loaded into the transmitter is delivered to the receiver over a serial channel, which can be a coaxial copper cable, a controlled impedance backplane, or an optical link. It is then reconstructed into its original parallel format. It offers significant power and cost savings over parallel solutions, as well as scalability for higher data rates in the future.

The TLK2711A performs data conversion parallel-to-serial and serial-to-parallel. The clock extraction functions as a physical layer interface device. The serial transceiver interface operates at a maximum speed of 2.7 Gbps. The transmitter latches 16-bit parallel data at a rate based on the supplied reference clock (TXCLK). The 16-bit parallel data is internally encoded into 20 bits using an 8-bit/10-bit (8b/10b) encoding format. The resulting 20-bit word is then transmitted differentially at 20 times the reference clock (TXCLK) rate. The receiver section performs the serial-to-parallel conversion on the input data, synchronizing the resulting 20-bit wide parallel data to the recovered clock (RXCLK). It then decodes the 20-bit wide data using the 8-bit/10-bit decoding format resulting in 16 bits of parallel data at the receive data terminals (RXD0-15). The outcome is an effective data payload of 2 Gbps to 2.5 Gbps (16 bits data x the frequency).

The TLK2711A is provided in two packages options: a 80-pin ball grid array MicroStar Junior package and a 64pin VQFP (RCP) package.

The TLK2711A provides an internal loopback capability for self-test purposes. Serial data from the serializer is passed directly to the deserializer, providing the protocol device with a functional self-check of the physical interface.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Microstar Junior. PowerPAD are trademarks of Texas Instruments.

## TLK2711A

SLLS908B-JULY 2008-REVISED OCTOBER 2012





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**

The TLK2711A has a loss of signal (LOS) detection circuit for conditions where the incoming signal no longer has a sufficient voltage amplitude to keep the clock recovery circuit in lock.

The TLK2711A allows users to implement redundant ports by connecting receive data bus terminals from two TLK2711A devices together. Asserting the LCKREFN to a low state will cause the receive data bus terminals, RXD[0:15], RXCLK, RKLSB, and RKMSB to go to a high-impedance state. This places the device in a transmit-only mode since the receiver is not tracking the data.


The TLK2711A uses a 2.5-V supply. The I/O section is 3 V compatible. With the 2.5-V supply the chipset is very power efficient, consuming less than 450 mW typically. The TLK2711A is characterized for operation from –40°C to 85°C (RCP only).

The TLK2711A is designed to be hot-plug capable. An on-chip power-on reset circuit holds the RXCLK low and goes to high impedance on the parallel side output signal terminals as well as TXP and TXN during power up.

9	8	7	6	5	4	3	2	1	_
GND	TXD1	ТХР	TXN	PRE	RXP	RXN	RXD1	GND	J
TXD3	TXD2	TXD0	GNDA	VDDA	GNDA	RXD0	RXD2	RXD3	н
TXD5	TXD4	VDD	VDD	VDD	GND	GND	RXD4	RXD5	G
TXD6	TXD7	VDD	VDD	VDD	GND	GND	RXD6	RXD7	F
TXCLK	VDD	VDD	VDD	VDD	GND	GND	RXCLK	RXD8	E
TXD8	TXD9	VDD	VDD	VDD	GND	GND	RXD11	RXD9	D
TXD10	TXD11	VDD	VDD	VDD	GND		RXD12	RXD10	c
TXD12	TXD13	TKMSB	LOOPEN	LCKREFN	TESTEN	RKMSB	RXD14	RXD13	В
GND	TXD14	TXD15	TKLSB	ENABLE	PRBSEN	RKLSB	RXD15	GND	A
9	8	7	6	5	4	3	2	1	-

#### GQE PACKAGE (TOP VIEW)





TLK2711A

SLLS908B-JULY 2008-REVISED OCTOBER 2012

www.ti.com

**INSTRUMENTS** 

Texas

#### **BLOCK DIAGRAM**




Figure 1. TLK2711A Block Diagram



#### **TERMINAL FUNCTIONS**

TERMINAL						
NAME NO.		I/O	DESCRIPTION			
NAME	GQE	RCP				
ENABLE	A5	24	l <sup>(1)</sup>	Device enable. When this terminal is held low, the device is placed in power-down mode. Only the signal detect circuit on the serial receive pair is active. When asserted high while the device is in power-down mode, the transceiver goes into power-on reset before beginning normal operation.		
GND	A1, J1, D3, E3, F3, G3, C4, D4, E4, F4, G4, A9, J9	5, 13, 18, 28, 33, 43		Digital logic ground. Provides a ground for the logic circuits and digital I/O buffers.		
GNDA	H4, H6	52, 58, 61		Analog ground. GNDA provides a ground reference for the high-speed analog circuits, RX and TX.		
LCKREFN	B5	25	I <sup>(1)</sup>	Lock to reference. When LCKREFN is low, the receiver clock is frequency locked to TXCLK. This places the device in a transmit only mode since the receiver is not tracking the data. When LCKREFN is asserted low, the receive data bus terminals, RXD[0:15], RXCLK and RKLSB, RKMSB are in a high-impedance state.		
				When LCKREFN is deasserted high, the receiver is locked to the received data stream.		
LOOPEN	B6	21	<sup>(2)</sup>	Loop enable. When LOOPEN is active high, the internal loop-back path is activated. The transmitted serial data is directly routed internally to the inputs of the receiver. This provides self-test capability in conjunction with the protocol device. The TXP and TXN outputs are hele in a high-impedance state during the loop-back test. LOOPEN is held low during standard operational state with external serial outputs and inputs active.		
PRE	J5	56	I <sup>(2)</sup>	Preemphasis control. Selects the amount of preemphasis to be added to the high speed serial output drivers. Left low or unconnected, 5% preemphasis is added. Pulled high, 20% preemphasis is added.		
PRBSEN	A4	26	I <sup>(2)</sup>	PRBS test enable. When asserted high results of pseudo random bit stream (PRBS) tests can be monitored on the RKLSB terminal. A high on RKLSB indicates that valid PRBS is being received.		
RKLSB	A3	29	0	K-Code indicator/PRBS test results. When RKLSB is asserted high, an 8-bit/10-bit K code was received and is indicated by data bits RXD0–RXD7. When RKLSB is asserted low an 8-bit/10-bit D code is received and is presented on data bits RXD0–RXD7.		
				When PRBSEN is asserted high this pin is used to indicate status of the PRBS test results (high = pass).		
RKMSB	B3	30	0	K-code indicator. When RKMSB is asserted high an 8-bit/10-bit K code was received and is indicated by data bits RXD8–RXD15. When RKMSB is asserted low an 8-bit/10-bit D code was received and is presented on data bits RXD8–RXD15. If the differential signal on RXN and RXP drops below 200 mV, then RXD [0:15], RKLSB, and RKMSB are all asserted high.		
RXCLK RX_CLK	E2	41	0	Recovered clock. Output clock that is synchronized to RXD [09], RKLSB, and RKMSB. RXCLK is the recovered serial data rate clock divided by 20. RXCLK is held low during power-on reset.		

(1) (2)

Internal 10k pullup Internal 10k pulldown

## **TERMINAL FUNCTIONS (Continued)**

NAME         No.         VO         DESCRIPTION           RAD         GGE         RCP         Receive data bus. These outputs carry 16-bit parallel data output from the transceiver to the protocol device, synchronized to RXCLK. The data is vaild on the rising edge of RXCLK as shown in Figure 5.           RXD         H1         47           RXD4         42         49           RXD5         G1         45           RXD6         F2         44           RXD6         F2         44           RXD6         F2         44           RXD6         F2         44           RXD7         F1         42           RXD8         E1         40           RXD8         F1         40           RXD8         S1         39           RXD10         C1         37           RXD12         C2         36           RXD13         B1         34           RXD14         E2         32           RXN         J4         53           IDIRXN         53         I           IDIRXN         53         I           IDIRXN         54         27           IC1         Test mode enable. This terminal should be lef	TERMINAL						
GOE         RCP         C           RXD0         H3         51         O         Receive data bus. These outputs carry 16-bit parallel data output from the transceiver to the protocol device, synchronized to RXCLK. The data is valid on the rising edge of RXCLK as shown in Figure 5. These terminals are in high-impedance state during power-on reset.           RXD4         42         46           RXD5         G1         45           RXD6         F2         44           RXD7         F1         42           RXD8         F1         40           RXD8         F1         40           RXD16         G1         37           RXD17         F1         42           RXD18         F1         40           RXD19         G1         36           RXD12         G2         35           RXD13         G2         31           RXD14         B2         32           RXD15         A2         31           RXD14         B2         Sarial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical UF module.           DINRXP         F34         I         Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical UF module.			I/O	DESCRIPTION			
RXD1     J2     50       RXD2     H2     49       RXD3     H1     47       RXD4     47       RXD5     G1     43       RXD6     F2     44       RXD7     F1     42       RXD8     E1     40       RXD1     D2     36       RXD1     D2     35       RXD1     D3     T       RXD1     S2     11       Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.       TKLSB     A6     22     11       Test mode enable. This terminal should be left unconnected or tied low.       TKLSB     X-code generator (MSB). When TKMSB is high an 8-bit/10-bit K cod	NAME	GQE	RCP				
RXD1     J2     50       RXD2     H2     49       RXD3     H1     47       RXD4     47       RXD5     G1     43       RXD6     F2     44       RXD7     F1     42       RXD8     E1     40       RXD1     D2     36       RXD1     D2     35       RXD1     D3     T       RXD1     S2     11       Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.       TKLSB     A6     22     11       Test mode enable. This terminal should be left unconnected or tied low.       TKLSB     X-code generator (MSB). When TKMSB is high an 8-bit/10-bit K cod	RXD0	H3	51	0	Receive data bus. These outputs carry 16-bit parallel data output from the transceiver to the		
RXD       H1       47       47         RXD4       62       46         RXD5       61       45         RXD6       F2       44         RXD7       F1       42         RXD8       F1       40         RXD7       F1       42         RXD8       F1       40         RXD7       F1       42         RXD8       F1       40         RXD9       D1       39         RXD11       D2       36         RXD12       C2       35         RXD14       B2       32         RXD15       A2       31         RXP       54       1         DINRXN       53       1         Strester       F2       1 <sup>(1)</sup> RXLSB       A6       22       1 <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD8-TXD15.         TKLSB       A6       22       1 <sup>(1)</sup> K-code generator (LSB) is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD8-TXD15.         TKLLK       E9       1	RXD1	J2	50		protocol device, synchronized to RXCLK. The data is valid on the rising edge of RXCLK as shown		
RXD5       G2       46         RXD5       F1       42         RXD7       F1       42         RXD8       E1       40         RXD9       D1       39         RXD10       C1       37         RXD11       D2       36         RXD12       C2       35         RXD13       B1       34         RXD14       B2       32         RXD15       A2       31         RXN       J3       R         RXP       J4       -         DINRXN       53       Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.         DINRXN       53       -         DINRXN       -       54         RXLSB       A6       22       1 <sup>(1)</sup> Testers       B4       27       1 <sup>(1)</sup> TKLSB       A6       22       1 <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.         TKMSB       B7       20       1 <sup>(1)</sup> K-code generator (LSB). When TKLSB is low an 8-bit/10-bit R code is transmitted as controlled by data bits TXD0-TXD15.         TXCLK	RXD2	H2	49		in Figure 5. These terminals are in high-impedance state during power-on reset.		
RXD6       F1       45         RXD6       F2       44         RXD7       F1       42         RXD8       E1       40         RXD9       D1       33         RXD10       C1       37         RXD11       D2       36         RXD12       C2       35         RXD13       B1       34         RXD14       B2       32         RXD15       A2       31         RXD14       B2       32         RXD15       A2       31         RXD17       54       7         Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.         DINRXP       54       7         TESTEN       B4       27       1 <sup>(1)</sup> K-code generator (XSB) when TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD15.         TKMSB       B7       20       1 <sup>(1)</sup> K-code generator (MSB). When TKLSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD15.         TKMSE       B7       2       1       Reference clock. TXCLK is a continuous extemal input clock that synchronizes the tran	RXD3	H1	47				
RXD6       F2       44       44         RXD7       F1       42       42         RXD8       E1       40       40         RXD10       C1       37       40         RXD11       D2       38       34         RXD12       C2       35       54         RXD13       B1       34       54         RXD14       B2       32       54         RXD15       A2       31       7         RXN       J3       7       7         RXN       J3       7       7         RXN       S3       54       7         DINRXP       53       53       56       7         DINRXN       53       53       56       7       7         RXLSB       A6       22       1 <sup>(1)</sup> Test mode enable. This terminal should be left unconnected or tied low.         TKLSB       A6       22       1 <sup>(1)</sup> Recore generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.         TKLK       E9       7       7       7       7       7       7       7       7         GTX_CLK       E9       6	RXD4	G2	46				
RXD7       F1       42         RXD8       E1       40         RXD9       D1       39         RXD10       C1       37         RXD11       D2       36         RXD12       C2       35         RXD14       B2       32         RXD14       B2       32         RXD14       B2       32         RXD15       A2       31         RXN       53       1         OINRXP       54       1         TESTEN       B4       27       1 <sup>(1)</sup> Test mode enable. This terminal should be left unconnected or tied low.         TKLSB       A6       22       1 <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.         TKMSB       B7       20       1 <sup>(1)</sup> K-code generator (MSB). When TKLSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.         TKMSB       B7       20       1 <sup>(1)</sup> K-code generator (MSB). When TKLSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.         TKMSB       B7       20       1 <sup>(1)</sup> K-code generator (MSB). TXD8 and TXD10.       Doce is transmitted as controlled by data bits TXD0-TX	RXD5	G1	45				
RXD8       E1       40         RXD9       D1       39         RXD10       C1       37         RXD11       D2       36         RXD12       C2       35         RXD13       B1       34         RXD14       B2       32         RXD15       A2       31         RXP       J3       Image: Comparison of the comparison of t	RXD6	F2	44				
RXD9       C1       39         RXD10       C1       37         RXD11       D2       36         RXD12       C2       35         RXD14       B2       32         RXD15       A2       31         RXD       J3	RXD7	F1	42				
RXD10       C1       37         RXD11       D2       36         RXD12       C2       35         RXD13       B1       34         RXD14       B2       32         RXD15       A2       31         RXN       J3       Image: Comparison of the com	RXD8	E1	40				
RXD11       D2       36         RXD12       C2       35         RXD13       B1       34         RXD14       B2       32         RXD15       A2       31         RXN       J3         RXP       J4         DINRXN       53         DINRXP       54         TESTEN       B4       27         III       Test mode enable. This terminal should be left unconnected or tied low.         TKLSB       A6       22       1 <sup>(1)</sup> TKLSB       A6       22       1 <sup>(2)</sup> Code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit C code is transmitted as controlled by data bits TXD8-TXD15.         TKMSB       B7       20       1 <sup>(1)</sup> Reference clock. TXCLK is a continuous external input clock that synchronizes the transmitter uses the rising edge of this clock to register the 16-bit input and at TXD [0.15]. The frammitter uses the rising edge of TXCLK is 80 MHz to 135 Mr serialization.         TXD0       H7       62       1       Transmit data bus. These inputs carry the 16-bit parallel data cutput from a protocol device to the transceiver or the rising edge of TXCLK as shown in Figure 2.         TXD1       J8       63       1       Transceiver on the rising edge of TXCLK as shown in Figure 2.	RXD9	D1	39				
RXD12       C2       35         RXD13       B1       34         RXD14       B2       32         RXD15       A2       31         RXN       J3       -         RXP       J4       -         DINRXN       53       -         TESTEN       B4       27       1 <sup>(1)</sup> Test mode enable. This terminal should be left unconnected or tied low.         TKLSB       A6       22       1 <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is high an 8-bit/10-bit C code is transmitted as controlled by data bits TXD0-TXD7.         TKLSB       A6       22       1 <sup>(1)</sup> K-code generator (MSB). When TKLSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.         TKMSB       B7       20       1 <sup>(1)</sup> K-ercle cock. TXCLK is a continuous external input clock that synchronizes the transmitter instrace signals TXN5.       NH2. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015]         TXD0       H7       62       1       Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding. serialization, and transmisson. This 16-bit parallel data clocked into the transceiver or the rising edge of TXCLK as shown	RXD10	C1	37				
RXD13 RXD13 RXD14 RXD15 RXD       B1 A2 A2       34 31       Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.         DINRXP       J3 J4       J3 Sample       J1 Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.         DINRXP       Sample       J1 Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.         TKLSB       B4       27       I <sup>(1)</sup> Test mode enable. This terminal should be left unconnected or tied low.         TKLSB       A6       22       I <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXDO-TXD7. When TKLSB is low an 8-bit/10-bit C code is transmitted as controlled by data bits TXDE-TXD15.         TXCLK       E9       I1       Reference clock TXCLK is a continuous external input clock that synchronizes the transmitter inferace signals tMSB, TKLSB and TXD (D.15). The frequency range of TXCLK is to 135 MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015].         TXD0       H7       62       1       Transmit data bus. These inputs carry the 16-bit parallel data clocked into the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.      <	RXD11	D2	36				
RXD14 RXD15     B2 A2     32 A2     Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.       DINRXN     53 DINRXN     53 53 53 DINRXN     53 53 53 53 53 53 53 53 53 53 53 53 53 5	RXD12	C2	35				
RXD15       A2       31       A2         RXN       J3       J3       J3       J3         RXP       J4       J3       J4       J4       J4       J3         DINRXP       53       Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.         TESTEN       B4       27       I <sup>10</sup> Test mode enable. This terminal should be left unconnected or tied low.         TKLSB       A6       22       I <sup>12</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit C code is transmitted as controlled by data bits TXD0-TXD7.         TKMSB       B7       20       I <sup>11</sup> K-code generator (MSB). When TKMSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD8-TXD15.         TXCLK       E9       Reference clock. TXCLK is a continuous external input clock that synchronizes the transmitter interface signals TKMSB, TKLSB and TXD [0.15]. The frequency range of TXCLK is 80 MHz to 135         TXD0       H7       62       1       Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.         TXD1       H8       10       Transmit data bus. These inputs c	RXD13	B1	34				
RXN RXP     J3 RXP     J4 J4     Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.       DINRXP     53     1     Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.       TESTEN     B4     27     1 <sup>(1)</sup> Test mode enable. This terminal should be left unconnected or tied low.       TKLSB     A6     22     1 <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.       TKMSB     B7     20     1 <sup>(1)</sup> K-code generator (MSB). When TKLSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.       TKLK     E9	RXD14	B2	32				
RXP         J4         Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical <i>I/F</i> module.           DINRXP         53         54         or an optical <i>I/F</i> module.           TESTEN         B4         27         1 <sup>(1)</sup> Test mode enable. This terminal should be left unconnected or tied low.           TKLSB         A6         22         1 <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit M code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitter as transmitter interface is reasonable. Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clo	RXD15	A2	31				
DINRXN DINRXP     53 54     1 or an optical VF module.       TESTEN     B4     27     I <sup>(1)</sup> Test mode enable. This terminal should be left unconnected or tied low.       TKLSB     A6     22     I <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.       TKMSB     B7     20     I <sup>(1)</sup> K-code generator (MSB). When TKMSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7.       TKLK     E9     E9     Reference clock. TXCLK is a continuous external input clock that synchronizes the transmitter interface signals TKMSB, TKLSB and TXD [015]. The frequency range of TXCLK is 80 MHz to 135 MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015].       TXD0     H7     62     I       TXD1     J8     63       TXD2     H9     2       TXD3     H9     2       TXD4     G8     3       TXD5     F9     6       TXD1     J8     16       TXD1     R3     16       TXD5     F9     6       TXD1     R4     7       TXD3     H9     2       TXD4     G8     3       TXD5     G9     4       TXD1<	RXN	J3					
DINRXP     53     or an optical VF module.       DINRXP     54     54       DINRXP     54       TESTEN     B4     27     I <sup>(1)</sup> TKLSB     A6     22     I <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit C code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15.       TXCLK     E9     Reference clock. TXCLK is a continuous external input clock that synchronizes the transmitter interface signals TKMSB, TKLSB and TXD [015]. The frequency range of TXCLK is 80 MHz to 135 MHZ. The transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver on the rising edge of TXCLK as shown in Figure 2.       TXD0     H7     62     I     Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver on the rising edge of TXCLK as shown in Figure 2.       TXD4     G8     1     Transmit data bus. These of encoding, serialization.       TXD5     G9     4       TXD6     F9     6       TXD7     F8     7       TXD8     D9     10       TXD14     A8     17       TXD15 </td <td>RXP</td> <td>J4</td> <td></td> <td></td> <td>Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper</td>	RXP	J4			Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper		
DINRXP         54         Constrained and the second of the	DINRXN		53	1	or an optical I/F module.		
TKLSB       A6       22       I <sup>(2)</sup> K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit C code is transmitted as controlled by data bits TXD0-TXD7.         TKMSB       B7       20       I <sup>(1)</sup> K-code generator (MSB). When TKMSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD8-TXD15.         TXCLK       E9       K-code generator (MSB). When TKMSB is low an 8-bit/10-bit C code is transmitted as controlled by data bits TXD8-TXD15.         TXCLK       E9       Reference clock. TXCLK is a continuous external input clock that synchronizes the transmitter interface signals TKMSB, TKLSB and TXD [015]. The frequency range of TXCLK is 80 MHz to 135 MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015] for serialization.         TXD0       H7       62       I       Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.         TXD1       J8       63       I       Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical <i>VF</i> module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low.         TXD1       J6       Serial transmit outputs. TXP and TXN are differential serial outputs							
Instant       Instant <thinstant< th=""></thinstant<>	TESTEN	B4	27	<sup>(1)</sup>	Test mode enable. This terminal should be left unconnected or tied low.		
data bits TXD0-TXD7, When TKLSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD0-TXD7.       TKMSB     B7     20     I <sup>(1)</sup> K-code generator (MSB). When TKMSB is high an 8-bit/10-bit K code is transmitted as controlled by data bits TXD8-TXD15.       TXCLK     E9     Reference clock. TXDE, TXD5.     Reference clock. TXLSB and TXD [015]. The frequency range of TXCLK is 80 MHz to 135 MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015] for serialization.       TXD0     H7     62     I     Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.       TXD2     H8     64       TXD4     G8     3       TXD5     G9     4       TXD6     F9     6       TXD7     K8     T       TXD1     J8     G3       TXD5     G9     4       TXD6     F9     6       TXD7     F8     7       TXD8     D9     10       TXD9     D8     11       TXD1     C8     14       TXD11     C8     14       TXD12     B9     15       TXD13     B8     16       TXD14     A8	TKLSB	A6	22	I <sup>(2)</sup>	K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by		
TXDDDLoIDdata bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8-TXD15.TXCLKE9IReference clock. TXCLK is a continuous external input clock that synchronizes the transmitter interface signals TKMSB. TKLSB and TXD [015]. The frequency range of TXCLK is 80 MHz to 135 MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015] for serialization.TXD0H762ITransmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.TXD4G83TXD5G94TXD6F96TXD7F87TXD8D910TXD1C814TXD11C814TXD14A817TXD15A719TXD15A719TXD14A817TXD15A719TXNJ6J6TXD14A817TXD15A719DOUTTXN59O					data bits TXD0-TXD7. When TKLSB is low an 8-bit/10-bit D code is transmitted as controlled by		
GTX_CLK8Iinterface signals TKMSB, TKLSB and TXD [015]. The frequency range of TXCLK is 80 MHz to 135 MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015] for serialization.TXD0H762ITXD1J863TXD2H864TXD3H92TXD4G83TXD5G94TXD6F96TXD7F87TXD8D910TXD1C814TXD1C814TXD1C814TXD2F87TXD3B910TXD1C814TXD1C814TXD1C814TXD1C814TXD13B816TXD14A817TXD13B816TXD14A817TXD15A719TXNJ6J6DOUTTXN59OOOOUTTXN59	TKMSB	B7	20	I <sup>(1)</sup>	data bits TXD8-TXD15. When TKMSB is low an 8-bit/10-bit D code is transmitted as controlled by		
OTA_DLRImage: Constraint of the transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015] for serialization.TXD0H762ITransmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.TXD3H92TXD4G83TXD5G94TXD6F96TXD7F87TXD8D910TXD9D811TXD11C814TXD12B915TXD13B816TXD14A817TXD13A719TXNJ6J7DOUTTXN59O	TXCLK	E9			Reference clock. TXCLK is a continuous external input clock that synchronizes the transmitter		
TXD1J863transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.TXD3H92TXD4G83TXD5G94TXD6F96TXD7F87TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6J7DOUTTXN5959	GTX_CLK		8	I	MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD [015]		
TXD1J863transceiver for encoding, serialization, and transmission. This 16-bit parallel data clocked into the transceiver on the rising edge of TXCLK as shown in Figure 2.TXD3H92TXD4G83TXD5G94TXD6F96TXD7F87TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6J7DOUTTXN5959	TXD0	H7	62	I	Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the		
TXD2HisOTXD3H92TXD4G83TXD5G94TXD6F96TXD7F87TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD5A719TXNJ6Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset these terminals are high impedance.			63				
TXD4G83TXD5G94TXD6F96TXD7F87TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6J7TXPJ759DOUTTXN5959	TXD2	H8	64		transceiver on the rising edge of TXCLK as shown in Figure 2.		
TXD5G94TXD6F96TXD7F87TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6	TXD3	H9	2				
TXD6F96TXD7F87TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is owner on reset these terminals are high impedance.	TXD4	G8	3				
TXD7F87TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is one can be and the provence.	TXD5	G9	4				
TXD8D910TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6J7TXPJ759DOUTTXN59O			6				
TXD9D811TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset these terminals are high impedance.	TXD7	F8	7				
TXD10C912TXD11C814TXD12B915TXD13B816TXD14A817TXD15A719TXNJ6Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset these terminals are high impedance.		D9					
TXD11       C8       14         TXD12       B9       15         TXD13       B8       16         TXD14       A8       17         TXD15       A7       19         TXN       J6       Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is log and TXN are put in a high-impedance.							
TXD12       B9       15         TXD13       B8       16         TXD14       A8       17         TXD15       A7       19         TXN       J6       Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is log and TXN are put in a high-impedance.         DOUTTXN       59							
TXD13       B8       16         TXD14       A8       17         TXD15       A7       19         TXN       J6       Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is log and TXN are put in a high-impedance.         DOUTTXN       59       O							
TXD14       A8       17         TXD15       A7       19         TXN       J6         TXP       J7         DOUTTXN       59         O       Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is log ower-on reset these terminals are high impedance.							
TXD15       A7       19       Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset these terminals are high impedance.							
TXN     J6       TXP     J7       DOUTTXN       59       O       Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset these terminals are high impedance.							
TXP     J7     J7       DOUTTXN     59     0   Optical I/F module. These terminals transmit NRZ data at a rate of 20 times the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset these terminals are high impedance.		A7	19				
DOUTTXN 59 0 and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset these terminals are high impedance.		J6					
DOUTTXN 59 Jow. During power-on reset these terminals are high impedance.	TXP	J7		0			
DOUTTXP 60 60	DOUTTXN		59	0			
	DOUTTXP		60		iow. During power on reset these terminals are night impedance.		

(1) Internal 10k pulldown(2) Internal 10k pullup



#### **TERMINAL FUNCTIONS (Continued)**

	TERMINAL					
	NAME         NO.           GQE         RCP				I/O	DESCRIPTION
NAME						
VDD	C5, D5, E5, F5, G5, C6, D6, E6, F6, G6, C7, D7, E7, F7, G7, E8	1, 9, 23, 38, 48		Digital logic power. Provides power for all digital circuitry and digital I/O buffers.		
VDDA	H5	55, 57		Analog power. $V_{\text{DDA}}$ provides a supply reference for the high-speed analog circuits, receiver and transmitter.		


### DETAILED DESCRIPTION


#### TRANSMIT INTERFACE

The transmitter portion registers valid incoming 16-bit wide data (TXD[0:15]) on the rising edge of the TXCLK. The data is then 8-bit/10-bit encoded, serialized, and transmitted sequentially over the differential high-speed I/O channel. The clock multiplier multiplies the reference clock (TXCLK) by a factor of 10 times, creating a bit clock. This internal bit clock is fed to the parallel-to-serial shift register which transmits data on both the rising and falling edges of the bit clock, providing a serial data rate that is 20 times the reference clock. Data is transmitted LSB (TXD0) first.

#### transmit data bus

The transmit bus interface accepts 16-bit single-ended TTL parallel data at the TXD[0:15] terminals. Data and K-code control is valid on the rising edge of the TXCLK. The TXCLK is used as the word clock. The data, K-code, and clock signals must be properly aligned as shown in Figure 2. Detailed timing information can be found in the electrical characteristics table.






### Transmission Latency

The data transmission latency of the TLK2711A is defined as the delay from the initial 16-bit word load to the serial transmission of bit 0. The transmit latency is fixed once the link is established. However, due to silicon process variations and implementation variables such as supply voltage and temperature, the exact delay varies slightly. The minimum transmit latency  $t_{d(Tx | atency)}$  is 34 bit times; the maximum is 38 bit times. Figure 3 illustrates the timing relationship between the transmit data bus, the TXCLK, and the serial transmit terminals.







### 8-Bit/10-Bit Encoder

All true serial interfaces require a method of encoding to insure minimum transition density so that the receiving PLL has a minimal number of transitions to stay locked on. The encoding scheme maintains the signal dc balance by keeping the number of ones and zeros the same. This provides good transition density for clock recovery and improves error checking. The TLK2711A uses the 8-bit/10-bit encoding algorithm that is used by fibre channel and gigabit ethernet. This is transparent to the user, as the TLK2711A internally encodes and decodes the data such that the user reads and writes actual 16-bit data.

The 8-bit/10-bit encoder converts 8-bit wide data to a 10-bit wide encoded data character to improve its transmission characteristics. Since the TLK2711A is a 16-bit wide interface, the data is split into two 8-bit wide bytes for encoding. Each byte is fed into a separate encoder. The encoding is dependent upon two additional input signals, the TKMSB and TKLSB.

TKLSB	TKMSB	16 BIT PARALLEL INPUT			
0	0	Valid data on TXD(0-7),	Valid data TXD(8–15)		
0	1	Valid data on TXD(0-7),	K code on TXD(8–15))		
1	0	K code on TXD(0-7),	Valid data on TXD(8–15)		
1	1	K code on TXD(0-7),	K code on TXD(8–15)		

Table 1. Transmit Data Controls

### **PRBS Generator**

The TLK2711A has a built-in 2<sup>7</sup>-1 PRBS (pseudorandom bit stream) function. When the PRBSEN terminal is forced high, the PRBS test is enabled. A PRBS is generated and fed into the 10-bit parallel-to-serial converter input register. Data from the normal input source is ignored during the PRBS mode. The PRBS pattern is then fed through the transmit circuitry as if it were normal data and sent out to the transmitter. The output can be sent to a BERT (bit error rate tester), the receiver of another TLK2711A, or looped back to the receive input. Since the PRBS is not really random but a predetermined sequence of ones and zeroes, the data can be captured and checked for errors by a BERT.

### Parallel-to-Serial

The parallel-to-serial shift register takes in the 20-bit wide data word multiplexed from the two parallel 8-bit/10-bit encoders and converts it to a serial stream. The shift register is clocked on both the rising and falling edge of the internally generated bit clock, which is 10 times the TXCLK input frequency. The LSB (TXD0) is transmitted first.



#### **High-Speed Data Output**

The high-speed data output driver consists of a voltage mode logic (VML) differential pair optimized for a  $50-\Omega$  impedance environment. The magnitude of the differential pair signal swing is compatible with pseudo emitter coupled logic (PECL) levels when ac-coupled. The line can be directly-coupled or ac-coupled. Refer to Figure 11 and Figure 12 for termination details. The outputs also provide preemphasis to compensate for ac loss when driving a cable or PCB backplane trace over a long distance (see Figure 4). The level of pre-emphasis is controlled by PRE as shown in Table 2.




Figure 4. Output Voltage Under Pre-emphasis (|VTXP–VTXN|)

Table 2.	Programmable	<b>Pre-emphasis</b>
----------	--------------	---------------------

TLK2711A

SLLS908B-JULY 2008-REVISED OCTOBER 2012

PRE	PRE-EMPHASIS LEVEL(%) V <sub>OD(P)</sub> , V <sub>OD(D)</sub> <sup>(1)</sup>
0	5%
1	20%

 V<sub>OD(p)</sub>: Voltage swing when there is a transition in the data stream.
 V<sub>OD(d)</sub>: Voltage swing when there is no transition in the data stream.

#### **Receive Interface**

The receiver portion of the TLK2711A accepts 8-bit/10-bit encoded differential serial data. The interpolator and clock recovery circuit locks to the data stream and extract the bit rate clock. This recovered clock is used to retime the input data stream. The serial data is then aligned to two separate 10-bit word boundaries, 8-bit/10-bit decoded and output on a 16-bit wide parallel bus synchronized to the extracted receive clock. The data is received LSB (RXD0) first.

#### **Receive Data Bus**

The receive bus interface drives 16-bit wide single-ended TTL parallel data at the RXD[0:15] terminals. Data is valid on the rising edge of the RXCLK. The RXCLK is used as the recovered word clock. The data, RKLSB, RKMSB, and clock signals are aligned as shown in Figure 5. Detailed timing information can be found in the switching characteristics table.




Figure 5. Receive Timing Waveform

#### Data Reception Latency

The serial-to-parallel data receive latency is the time from when the first bit arrives at the receiver until it is output in the aligned parallel word. The receive latency is fixed once the link is established. However, due to silicon process variations and implementation variables such as supply voltage and temperature, the exact delay varies slightly. The minimum receive latency  $t_{d(Rx \ latency)}$  is 76 bit times; the maximum is 107 bit times. Figure 6 illustrates the timing relationship between the serial receive terminals, the recovered word clock (RXCLK), and the receive data bus.

Copyright © 2008–2012, Texas Instruments Incorporated






Figure 6. Receiver Latency

#### Serial-to-Parallel

Serial data is received on the RXP and RXN terminals. The interpolator and clock recovery circuit locks to the data stream if the clock to be recovered is within 200 PPM of the internally generated bit rate clock. The recovered clock is used to retime the input data stream. The serial data is then clocked into the serial-to-parallel shift registers. The 10-bit wide parallel data is then multiplexed and fed into two separate 8-bit/10-bit decoders where the data is then synchronized to the incoming data stream word boundary by detection of the comma 8-bit/10-bit synchronization pattern.

#### Common Detect and 8-Bit/10-Bit Decoding

The TLK2711A has two parallel 8-bit/10-bit decode circuits. Each 8-bit/10-bit decoder converts 10 bit encoded data (half of the 20-bit received word) back into 8 bits. The comma detect circuit is designed to provide for byte synchronization to an 8-bit/10-bit transmission code. When parallel data is clocked into a parallel to serial converter, the byte boundary that was associated with the parallel data is now lost in the serialization of the data. When the serial data is received and converted to parallel format again, a method is needed to recognize the byte boundary. Generally this is accomplished through the use of a synchronization pattern. This is generally a unique pattern of 1's and 0's that either cannot occur as part of valid data or is a pattern that repeats at defined intervals. The 8-bit/10-bit encoding contains a character called the comma (b0011111 or b1100000), which is used by the comma detect circuit on the TLK2711A to align the received serial data back to its original byte boundary. The decoder detects the comma, generating a synchronization signal aligning the data to their 10-bit data. The output from the two decoders is latched into the 16-bit register synchronized to the recovered parallel data clock (RXCLK) and output valid on the rising edge of the RXCLK.

### NOTE

The TLK2711A only achieves byte alignment on the 0011111 comma.

Decoding provides two additional status signals, RKLSB and RKMSB. When RKLSB is asserted , an 8-bit/10-bit K code was received and the specific K code is presented on the data bits RXD0–RXD7; otherwise, an 8-bit/10-bit D code was received. When RKMSB is asserted, an 8-bit/10-bit K code was received and the specific K-code is presented on data bits RXD8–RXD15; otherwise, an 8-bit/10-bit D code was received (see Table 3). The valid K codes the TLK2711A decodes are provided in Table 4. An error detected on either byte, including K codes not in Table 4, causes that byte only to indicate a K0.0 code on the RK×SB and associated data pins, where K0.0 is known to be an invalid 8-bit/10-bit code. A loss of input signal causes a K31.7 code to be presented on both bytes, where K31.7 is also known to be an invalid 8-bit/10-bit code.

RKLSB	RKMSB	DECODED 20 BIT OUTPUT					
0	0	Valid data on RXD(0-7),	Valid data RXD(8–15)				
0	1	Valid data on RXD(0-7),	K code on RXD(8–15))				
1	0	K code on RXD(0-7),	Valid data on RXD(8–15)				
1	1	K code on RXD(0-7),	K code on RXD(8–15)				

#### **Table 3. Receive Status Signals**

### Table 4. Valid K Characters

K CHARACTER	RECEIVE DATA BUS (RXD[7–0]) OR (RXD[15–8])
K28.0	000 11100
K28.1 <sup>(1)</sup>	001 11100
K28.2	010 11100
K28.3	011 11100
K28.4	100 11100
K28.5 <sup>(1)</sup>	101 11100
K28.6	110 11100
K28.7 <sup>(1)</sup>	111 11100
K23.7	111 10111
K27.7	111 11011
K29.7	111 11101
K30.7	111 11110

(1) Should only be present on RXD[7-0] when in running disparity < 0.

#### Power Down Mode

When the ENABLE pin is pulled low, the TLK2711A goes into power-down mode. In the power-down mode, the serial transmit pins (TXN), the receive data bus pins (RXD[0:15]), and RKLSB goes into a high-impedance state. In the power-down condition, the signal detection circuit draws less than 15 mW. When the TLK2711A is in the power-down mode, the clock signal on the TXCLK terminal must be provided.

#### Loss of Signal Detection

The TLK2711A has a loss of signal detection circuit for conditions where the incoming signal no longer has a sufficient voltage level to keep the clock recovery circuit in lock. The signal detection circuit is intended to be an indication of gross signal error conditions, such as a detached cable or no signal being transmitted, and not an indication of signal coding health. The TLK2711A reports this condition by asserting RKLSB, RKMSB and RXD[0:15] terminals to a high state. As long as the differential signal is above 200 mV in differential magnitude, the LOS circuit does not signal an error condition.

#### PRBS Verification

The TLK2711A also has a built-in BERT function in the receiver side that is enabled by the PRBSEN. It can check for errors and report the errors by forcing the RKLSB terminal low.

#### **Reference Clock Input**

The reference clock (TXCLK) is an external input clock that synchronizes the transmitter interface. The reference clock is then multiplied in frequency 10 times to produce the internal serialization bit clock. The internal serialization bit clock is frequency-locked to the reference clock and used to clock out the serial transmit data on both its rising and falling edges, providing a serial data rate that is 20 times the reference clock.

#### **Operating Frequency Range**

The TLK2711A can operate at a serial data rate from 1.6 Gbps to 2.7 Gbps. To achieve these serial rates, TXCLK must be within 80 MHz to 135 MHz. The TXCLK must be within  $\pm 100$  PPM of the desired parallel data rate clock.

## TLK2711A

SLLS908B-JULY 2008-REVISED OCTOBER 2012



#### Testability

The TLK2711A has a comprehensive suite of built-in self-tests. The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The enable terminal allows for all circuitry to be disabled so that a quiescent current test can be performed. The PRBS function allows for BIST (built-in self-test).

#### Loopback Testing

The transceiver can provide a self-test function by enabling (LOOPEN) the internal loop-back path. Enabling this terminal causes serial-transmitted data to be routed internally to the receiver. The parallel data output can be compared to the parallel input data for functional verification. (The external differential output is held in a high-impedance state during the loopback testing.)

#### Built-In Self-Test (BIST)

The TLK2711A has a BIST function. By combining PRBS with loopback, an effective self-test of all the circuitry running at full speed can be realized. The successful completion of the BIST is reported on the RKLSB terminal.

#### Power-On Reset

Upon application of minimum valid power, the TLK2711A generates a power-on reset. During the power-on reset the RXD[0..15], RKLSB, and RKMSB signal terminals go to a high-impedance state. The RXCLK is held low. The length of the power-on reset cycle is dependent upon the TXCLK frequency, but is less than 1 ms.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

			VALUE	UNIT
$V_{DD}$	Supply voltage <sup>(2)</sup>		-0.3 to 3	V
	Voltage range at TXD[015], ENA PRBSEN, LCKREFN, PRE	BLE, TXCLK, TKMSB, TKLSB, LOOPEN,	-0.3 to 4	V
	Voltage range at any other termin	al except above	-0.3 to V <sub>DD</sub> +0.3	V
P <sub>D</sub>	Package power dissipation		See Dissipation Rating Table	
T <sub>stg</sub>	Storage temperature		-65 to 150	°C
		НВМ	4	kV
	Electrostatic discharge	CDM	1.5	kV
<b>-</b>	Characterized free-air operating	RCP	-40 to 85	°C
IA	temperature range	GQE	0 to 70	°C
	Lead temperature 1,6 mm (1/16 ir	nch) from case for 10 seconds	260	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are stated with respect to network ground.

### **DISSIPATION RATINGS**<sup>(1)</sup>

PACKAGE	θ <sub>JA</sub>	θ <sub>JC</sub>	T <sub>A</sub> = 25°C
	(°C/W)	(°C/W)	POWER RATING
GQE	37.8	4.56	3.3 W

(1) This data was taken using 2-oz trace and copper pad that is soldered directly to the JEDEC standard 4-layer, 3-inch x 3-inch PCB.

### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>(1)</sup>	T <sub>A</sub> = 70°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING
RCP64 <sup>(2)</sup>	5.25 W	46.58 mW/°C	2.89 W

(1) This is the inverse of the traditional junction-to-ambient thermal resistance ( $R_{\theta JA}$ ).

(2) 2 oz. Trace and copper pad with solder.

#### **DISSIPATION RATINGS (continued)**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING		
RCP64 <sup>(3)</sup>	3.17 W	23.70 mW/°C	1.74 W		
RCP64 <sup>(4)</sup>	2.01 W	13.19 mW/°C	1.11 W		

(3) 2 oz. Trace and copper pad without solder.

(4) Standard JEDEC High-K board.

For more information, refer to TI application note PowerPAD<sup>™</sup> Thermally Enhanced package, TI literature number SLMA002.

## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT	
$V_{DD}$	Supply voltage		2.3	2.5	2.7	V	
	Current current	Frequency = 1.6 Gbps, PRBS pattern		105		mA	
ICC	Supply current	Frequency = 2.7 Gbps, PRBS pattern		156			
	P <sub>D</sub> Power dissipation	Frequency = 1.6 Gbps, PRBS pattern		262			
$P_D$		er dissipation Frequency = 2.7 Gbps, PRBS pattern		390		mW	
		Frequency = 2.7 Gbps, worst case pattern <sup>(1)</sup>			550		
	Shutdown current	Enable = 0, $V_{DDA}$ , $V_{DD}$ terminals, $V_{DD}$ = MAX		3		mA	
	PLL startup lock time	$V_{DD}$ , $V_{DDC}$ = 2.3 V		0.1	0.4	ms	
	Data acquisition time			1024		Bits	
T <sub>A</sub>	Operating free-air temperature		-40		85	°C	

(1) Worst case pattern is a pattern that creates a maximum transition density on the serial transceiver.

## **REFERENCE CLOCK (TXCLK)TIMING REQUIREMENTS**

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency	Minimum data rate	Typ-0.01%	80	Typ+0.01%	MHz
Frequency	Maximum data rate	Typ-0.01%	135	Typ+0.01%	MHz
Frequency tolerance		-100		100	ppm
Duty cycle		40%	50%	60%	
Jitter	Peak-to-peak			40	ps

## TTL INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted), TTL signals: TXDO-TXD15, TXCLK, LOOPEN, LCKREFN, ENABLE, PRBS\_EN, TKLSB, TKMSB, PRE

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{IH}}$	High-level input voltage	See Figure 7	1.7		3.6	V
$V_{\text{IL}}$	Low-level input voltage	See Figure 7			0.80	V
I <sub>IH</sub>	Input high current	$V_{DD} = MAX, V_{IN} = 2 V$			40	μA
$I_{IL}$	Input low current	$V_{DD} = MAX, V_{IN} = 0.4 V$	-40			μA
CI	Receiver input capacitance				4	рF
tr	Rise time, TXCLK, TKMSB, TKLSB, TXD[015]	0.7 V to 1.9 V, C = 5 pF, See Figure 7		1		ns
t <sub>f</sub>	Fall time, TXCLK, TKMSB, TKLSB, TXD[015]	1.9 V to 0.7 V, C = 5 pF, See Figure 7		1		ns
t <sub>su</sub>	TXD[015], TKMSB, TKLSB setup to ↑ TXCLK	See Figure 7	1.5			ns
t <sub>h</sub>	TXD, TKMSB, TKLSB hold to ↑ TXCLK	See Figure 7	0.4			ns

TLK2711A SLLS908B-JULY 2008-REVISED OCTOBER 2012



www.ti.com




Figure 7. TTL Data Input Valid Levels for AC Measurements



## TTL OUTPUT SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -1 \text{ mA}, V_{DD} = \text{MIN}$	2.10	2.3		V	
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 1 \text{ mA}, V_{DD} = \text{MIN}$	GND	0.25	0.5	V	
$t_{r(slew)}$	Slew rate (rising), magnitude of RXCLK, RKLSB, RKMSB, RXD[015]	0.8 V to 2 V, C = 5 pF, See Figure 8	0.5			V/ns	
$t_{\rm f(slew)}$	Slew rate (falling), magnitude of RXCLK, RKLSB, RKMSB, RXD[015]	0.8 V to 2 V, C = 5 pF, See Figure 8	0.5			V/ns	
	RXD[0 15] RKMSB RKLSB setup to ↑ RXCLK	50% voltage swing, TXCLK = 80 MHz, See Figure 8	3				
	tsu 015], RKMSB,	50% voltage swing, TXCLK = 135 MHz, See Figure 8	2.5			ns	
t <sub>h</sub>		50% voltage swing, TXCLK = 80 MHz, See Figure 8					
	RXD[0 15] RKMSB RKLSB hold to ↑ RXCLK	50% voltage swing, TXCLK = 135 MHz, See Figure 8			ns		




Figure 8. TTL Data Output Valid Levels for AC Measurements

## TLK2711A

SLLS908B-JULY 2008-REVISED OCTOBER 2012

## www.ti.com


**ISTRUMENTS** 


EXAS

### TRANSMITTER/RECEIVER CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT	
V	Preemphasis V <sub>OD</sub> , direct,	$R_t = 50\Omega$ , PREM = high, dc-coupled, See Figure 9	655	800	1100	mV	
V <sub>OD(p)</sub>	$V_{OD(p)} =  VTXP - VTXN $	Rt = $50\Omega$ , PREM = low, dc-coupled, See Figure 9	590	740	1050	IIIV	
M	Differential peak-to-peak output voltage	$R_t = 50\Omega$ , PREM = high, dc-coupled, See Figure 9	1310	1600	2200		
V <sub>OD(pp_p)</sub>	with preemphasis	Rt = $50\Omega$ , PREM = low, dc-coupled, See Figure 9	1180	1480	2100	mV <sub>PP</sub>	
V <sub>OD(d)</sub>	Deemphais output voltage,  VTXP–VTXN	$R_t = 50 \ \Omega$ , DC-coupled, See Figure 9	540	650	950	mV	
V <sub>OD(pp_d)</sub>	Differential, peak-to-peak output voltage with deemphasis	$R_t = 50\Omega$ , dc-coupled, See Figure 9	1080	1300	1900	$mV_{PP}$	
V <sub>(cmt)</sub>	Transmit common mode voltage range, (VTXP + VTXN)/2	$R_t = 50\Omega$ , See Figure 9	1000	1250	1400	mV	
V <sub>ID</sub>	Receiver input voltage differential,  VRXP – VRXN		200		1600	mV	
V <sub>(cmr)</sub>	Receiver common mode voltage range, (VRXP + VRXN)/2		1000	1250	2250	mV	
l <sub>lkg</sub>	Receiver input leakage current		-10		10	μA	
	Ci Receiver input capacitance				2	pF	
		Differential output jitter at 2.7 Gbps, Random + deterministic, PRBS pattern		0.20		UI <sup>(1)</sup>	
	Serial data total jitter (peak-to-peak)	Differential output jitter at 1.5 Gbps, Random + deterministic, PRBS pattern		0.16		UI	
t <sub>t</sub> , t <sub>f</sub>	Differential output signal rise, fall time (20% to 80%)	$R_L = 50\Omega, C_L = 5 \text{ pF}, \text{ See Figure 9}$		150		ps	
	Jitter tolerance	Differential input jitter, random + deterministic, PRBS pattern at zero crossing	0.60			UI	
t <sub>d(Tx latency)</sub>	Tx latency	See Figure 3	34		38	bits	
t <sub>d(Rx latency)</sub>	Rx latency	See Figure 6	76		107	bits	

(1) UI is the time interval of one serialized bit.








## THERMAL INFORMATION


## THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Board-mounted, no air flow, high conductivity TI recommended test board, chip soldered or greased to thermal land		21.47		
Junction-to-free-air R <sub>θJA</sub> thermal resistance						
		Board-mounted, no air flow, JEDEC test board		75.88		
		Board-mounted, no air flow, high conductivity TI recommended test board, chip soldered or greased to thermal land		0.38		
P	Junction-to-case thermal resistance	=====;,,,		0.38		°C/W
		Board-mounted, no air flow, JEDEC test board		7.8		

**APPLICATION INFORMATION** 












Figure 12. High-Speed I/O AC-Coupled Mode



## **REVISION HISTORY**

Changes from Original (July 2008) to Revision A	Page
Changed invalid K-codes to correct typographical errors (Table 4)	11
Changes from Revision A (September 2009) to Revision B	Page
<ul> <li>Changed the TYP and MAX values of V<sub>OD(p)</sub>, V<sub>OD(pp_p)</sub>, V<sub>OD(d)</sub>, and V<sub>OD(pp_d)</sub> in the TRANSMIT</li> </ul>	TER/RECEIVER

CHARACTERISTICS table ...... 16



10-Jun-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLK2711AIRCP	ACTIVE	HVQFP	RCP	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TLK2711AI	Samples
TLK2711AIRCPR	ACTIVE	HVQFP	RCP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TLK2711AI	Samples
TLK2711AJRZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	TLK2711A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



10-Jun-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



	*All	dimensions	are	nominal
--	------	------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLK2711AIRCPR	HVQFP	RCP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

4-Oct-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLK2711AIRCPR	HVQFP	RCP	64	1000	367.0	367.0	45.0

ZQE (S-PBGA-N80)

PLASTIC BALL GRID ARRAY



A. All linear almensions are in millimeters. Dimensioning and toil
 B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-225


D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.



RCP (S-PQFP-G64)

PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK



Α. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- Body dimensions do not include mold flash or protrusion C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.





## THERMAL PAD MECHANICAL DATA


## RCP (S-PQFP-G64)

### THERMAL INFORMATION

This PowerPAD <sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## RCP (R−PVQFN−G64)PowerPAD<sup>™</sup>



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting options for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated



# Authorized Distribution Brand :



# Website :

Welcome to visit www.ameya360.com

# Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
  - Direct +86 (21) 6401-6692
  - Email amall@ameya360.com
  - QQ 800077892
  - Skype ameyasales1 ameyasales2

# > Customer Service :

Email service@ameya360.com

# > Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com