

# Two Outputs PCI-Express Clock Generator

### **Features**

- 25-MHz crystal or clock input
- Two sets of differential PCI-Express clocks
- Pin selectable output frequencies
- Supports output levels compatible with HCSL
- Spread spectrum capability on all output clocks with pin selectable spread range
- 16-pin TSSOP package
- Operating voltage 3.3 V
- Commercial and industrial operating temperature range


# **Functional Description**

CY24293 is a two-output PCI-Express clock generator device intended for networking applications. The device takes a 25-MHz crystal or clock input and provides two pairs of differential outputs at 25 MHz, 100 MHz, 125 MHz, or 200 MHz for the HCSL signaling standard.

The device incorporates the Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction. The spread type and amount can be selected using select pins.

For a complete list of related documentation, click here.

## **Logic Block Diagram**





### Contents

Pinouts	3
Pin Definitions - CY24293 16-pin TSSOP	3
Application Information	4
Crystal Recommendations	4
Crystal Loading	4
Calculating Load Capacitors	4
Current Source (Iref) Reference Resistor	4
Output Termination	4
PCB Layout Recommendations	5
Decoupling Capacitors	5
PCI-Express Layout Guidelines	5
HCSL Compatible Layout Guidelines	5
Absolute Maximum Ratings	6
Recommended Operation Conditions	6

DC Electrical Characteristics	დ
AC Electrical Characteristics	7
Test and Measurement Setup	7
Ordering Information	8
Ordering Code Definitions	8
Package Diagram	9
Acronyms	10
Document Conventions	
Units of Measure	10
Document History Page	11
Sales, Solutions, and Legal Information	12
Worldwide Sales and Design Support	
Products	
PSoC Solutions	12



### **Pinout**

Figure 1. Pin Diagram - CY24293 16-pin TSSOP




Table 1. Pin Definitions - CY24293 16-pin TSSOP

Pin Number	Pin Name	Pin Type	Description
1	S0	Input	Frequency select pin. Has internal weak pull-up. Refer to Table 2.
2	S1	Input	Frequency select pin. Has internal weak pull-up. Refer to Table 2.
3	SS0	Input	Spread spectrum select pin 0. Has internal weak pull-up. Refer to Table 3.
4	XIN/EXCLKIN	Input	Crystal or clock input. 25-MHz fundamental mode crystal or clock input.
5	XOUT	Output	Crystal output. 25-MHz fundamental mode crystal input. Float for clock input.
6	OE	Input	High true output enable pin. When set low, PCI-E outputs are tristated. Has internal weak pull-up.
7	GNDX	Power	Ground
8	SS1	Input	Spread spectrum select pin 1. Has internal weak pull-up. Refer to Table 3.
9	IREF	Output	Current set for all differential clock drivers. Connect a 475-Ω resistor to ground.
10	PCIE1N	Output	Differential PCI-Express complementary clock output. Tristated when disabled.
11	PCIE1P	Output	Differential PCI-Express true clock output. Tristated when disabled.
12	VDDO	Input	3.3-V power supply for output driver and analog circuits.
13	GNDO	Power	Ground
14	PCIE0N	Output	Differential PCI-Express complementary clock output. Tristated when disabled.
15	PCIE0P	Output	Differential PCI-Express true clock output. Tristated when disabled.
16	VDDX	Input	3.3-V power supply for oscillator and digital circuits.

**Table 2. Output Selection Table** 

S1	S0	PCIE0[N,P], PCIE1[N,P]
0	0	25 MHz
0	1	100 MHz
1	0	125 MHz
1	1	200 MHz

**Table 3. Spread Selection Table** 

SS1	SS0	Spread%
0	0	No spread
0	1	-0.5%
1	0	-0.75%
1	1	No spread

Document Number: 001-46117 Rev. \*G



### **Application Information**

### Crystal Recommendations

CY24293 requires a parallel resonance crystal. Substituting a series resonance crystal causes CY24293 to operate at the wrong frequency and violate the ppm specification. For most applications, there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

**Table 4. Crystal Recommendations** 

Frequency	Cut	Load Cap	Eff Series Rest (max)	Drive (max)	Tolerance (max)	Stability (max)	Aging (max)
25 MHz	Parallel	16 pF	30 Ω	1 mW	30 ppm	10 ppm	5 ppm/yr

### **Crystal Loading**

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, consider the total capacitance the crystal sees to calculate the appropriate capacitive loading (CL).


Figure 2 shows a typical crystal configuration using two trim capacitors. It is important to note that the trim capacitors in series with the crystal are not parallel. It is a common misconception that load capacitors are in parallel with the crystal and must be approximately equal to the load capacitance of the crystal. This is not true.

### **Calculating Load Capacitors**

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading.

As mentioned in the previous section, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance ( $C_L$ ). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1, Ce2) must be calculated to provide equal capacitive loading on both sides.

Figure 2. Crystal Loading Example



Use the following formulae to calculate the trim capacitor values for Ce1 and Ce2:

$$Ce = 2 * CL - (Cs + Ci)$$

Total capacitance (as seen by the crystal)

CLe = 
$$\frac{1}{(\frac{1}{Ce1 + Cs1 + Ci1} + \frac{1}{Ce2 + Cs2 + Ci2})}$$

### Current Source (I<sub>REF</sub>) Reference Resistor

If the board target trace impedance (Z) is 50  $\Omega$ , then for R<sub>REF</sub> = 475  $\Omega$  (1%), provides IREF of 2.32 mA. The output current (I<sub>OH</sub>) is equal to 6\*I<sub>REF</sub>.

### **Output Termination**

The PCI-Express differential clock outputs of the CY24293 are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are explained in the section PCI-Express Layout Guidelines on page 5.



### **PCB Layout Recommendations**

For optimum device performance and the lowest phase noise, follow these guidelines:

- 1. Each 0.01- $\mu$ F decoupling capacitor must be mounted on the component side of the board as close to the V<sub>DD</sub> pin as possible.
- 2. No vias must be used between the decoupling capacitor and the  $\ensuremath{V_{DD}}$  pin.
- The PCB trace to the V<sub>DD</sub> pin and the ground via must be kept as short as possible. Distance of the ferrite bead and bulk decoupling from the device is less critical.

4. An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (any ferrite beads and bulk decoupling capacitors can be mounted on the back). Other signal traces must be routed away from the CY24293. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

### **Decoupling Capacitors**

The decoupling capacitors of 0.01  $\mu F$  must be connected between  $V_{DD}$  and GND as close to the device as possible. Do not share ground vias between components. Route power from the power source through the capacitor pad and then into the CY24293 pin.

### **PCI-Express Layout Guidelines**

### **HCSL Compatible Layout Guidelines**


Table 5. Common Recommendations for Differential Routing

Differential Routing [1]	Dimension or Value	Unit
L1 length, route as non-coupled 50- $\Omega$ trace	0.5 max	inch
L2 length, route as non-coupled $50-\Omega$ trace	0.2 max	inch
L3 length, route as non-coupled $50-\Omega$ trace	0.2 max	inch
R <sub>S</sub>	33	Ω
R <sub>T</sub>	49.9	Ω

Table 6. Differential Routing for PCI-Express Load or Connector

Differential Routing [1]	Dimension or Value	Unit
L4 length, route as coupled microstrip 100- $\Omega$ differential trace	2 to 32	inch
L4 length, route as coupled stripline 100- $\Omega$ differential trace	1.8 to 30	inch

Figure 3. PCI-Express Device Routing



### Note

1. Refer to Figure 3.



# **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage		-0.5	4.6	V
V <sub>IN</sub>	Input voltage	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> + 0.5	V
T <sub>S</sub>	Temperature, Storage	Non functional	-65	+150	°C
$T_{J}$	Temperature, Junction	Non functional	-65	+150	°C
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	JEDEC EIA/JESD22-A114-E	2000	_	V
UL-94	Flammability rating	-	V-0 at 1/8 in.		
MSL	Moisture sensitivity level	-	3		

# **Recommended Operation Conditions**

Parameter	Description		Тур	Max	Unit
$V_{DD}$	Supply voltage	3.0	_	3.6	V
T <sub>AC</sub>	Commercial ambient temperature	0	_	+70	°C
T <sub>AI</sub>	Industrial ambient temperature	-40	_	+85	°C
t <sub>PU</sub>	Power up time for all V <sub>DD</sub> to reach minimum specified voltage (power ramps must be monotonic)	0.05	-	500	ms

### **DC Electrical Characteristics**

Unless otherwise stated,  $V_{DD}$  = 3.3 V ± 0.3 V, ambient temperature = -40 °C to +85 °C Industrial, 0 °C to +70 °C Commercial

Parameter [2]	Description	Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low voltage	_	-0.3	_	0.8	V
V <sub>IH</sub>	Input high voltage	-	2.0	_	$V_{DD} + 0.3$	V
V <sub>OL</sub>	Output low voltage of PCIE0[P/N], PCIE1[P/N]	HCSL termination (R <sub>S</sub> = 33 $\Omega$ , R <sub>T</sub> = 49.9 $\Omega$ )	-0.2	0	0.05	V
V <sub>OH</sub>	Output high voltage of PCIE0[P/N], PCIE1[P/N]	HCSL termination $(R_S = 33 \Omega, R_T = 49.9 \Omega)$	0.65	0.71	0.95	V
I <sub>DD</sub>	Operating supply current	No load, OE = 1	-	45	60	mA
I <sub>DDOD</sub>	Output disabled current	OE = 0	-	_	50	mA
C <sub>IN</sub>	Input capacitance	All input pins	_	5	_	pF
R <sub>PU</sub>	Pull-up resistance	S0, S1, SS0, SS1, OE	-	70k	_	Ω

### Note

Document Number: 001-46117 Rev. \*G

<sup>2.</sup> Parameters are guaranteed by design and characterization. Not 100% tested in production




### **AC Electrical Characteristics**

Unless otherwise stated:  $V_{DD}$  = 3.3 V  $\pm$  0.3 V, ambient temperature = -40 °C to +85 °C Industrial, 0 °C to +70 °C Commercial, Outputs HCSL terminated.

Parameter [2]	Description	Condition	Min	Тур	Max	Unit
F <sub>IN</sub>	Input clock frequency (crystal or external clock)	-	-	25	_	MHz
F <sub>OUT</sub>	Output frequency	HCSL termination	_	_	200	MHz
F <sub>ERR</sub>	Frequency synthesis error	_	_	0	_	ppm
T <sub>CCJ</sub>	Cycle-to-cycle jitter [3]	-	-	_	75	ps
SP <sub>MOD</sub>	Spread modulation frequency	_	-	32	-	kHz
T <sub>DC</sub>	Output clock duty cycle [3, 4]	_	45	50	55	%
T <sub>OEH</sub>	Output enable time	OE going high to differential outputs becoming valid	-	-	200	ns
T <sub>OEL</sub>	Output disable time	OE going low to differential outputs becoming invalid	_	-	200	ns
T <sub>LOCK</sub>	Clock stabilization from power-up	Measured from 90% of the applied power supply level	_	1	2	ms
T <sub>R</sub>	Output rise time [3, 5]	Measured from 0.175 V to 0.525 V	130	_	700	ps
T <sub>F</sub>	Output fall time [3, 5]	Measured from 0.525 V to 0.175 V	130	-	700	ps
DT <sub>R</sub>	Rise time variation [3, 5]	For a given frequency, Max (T <sub>R</sub> ) – Min (T <sub>R</sub> )	-	_	125	ps
DT <sub>F</sub>	Fall time variation [3, 5]	For a given frequency, Max (T <sub>F</sub> ) – Min (T <sub>F</sub> )	_	_	125	ps
T <sub>OSKEW</sub>	Output skew [4]	Measured at V <sub>CROSS</sub> point	-	_	50	ps
V <sub>CROSS</sub>	Absolute crossing point voltage [4, 6]	_	0.25	0.35	0.55	V
V <sub>Xdelta</sub>	Variation of V <sub>CROSS</sub> over all clock edges [4, 7]	-	-	_	140	mV

### **Test and Measurement Setup**

Figure 4. Test Load Configuration for Differential Output Signals



### Notes


- Measured with Cload = 4-pF max. (scope probe + trace load).
- 4. Measured at crossing point where the instantaneous voltage value of the rising edge of PCIEP equals the falling edge of PCIEN.
- 5. Measurement taken from a differential waveform.
- 6. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 7. Refers to the difference between the PCIEP rising edge  $V_{CROSS}$  average value and the PCIEN rising edge  $V_{CROSS}$  average value.



# **Ordering Information**

Part Number	Туре	Production Flow
Pb-free	·	
CY24293ZXC	16-pin TSSOP	Commercial, 0 °C to 70 °C
CY24293ZXCT	16-pin TSSOP Tape and Reel	Commercial, 0 °C to 70 °C
CY24293ZXI	16-pin TSSOP	Industrial, -40 °C to 85 °C
CY24293ZXIT	16-pin TSSOP Tape and Reel	Industrial, -40 °C to 85 °C


# **Ordering Code Definitions**





# **Package Diagram**

Figure 5. 16-pin TSSOP 4.40 mm Body Z16.173/ZZ16.173 Package Outline, 51-85091





DIMENSIONS IN MMCINCHES] MIN. MAX.

REFERENCE JEDEC MO-153

PACKAGE WEIGHT 0.05gms

PART #				
Z16.173	STANDARD PKG.			
ZZ16.173	LEAD FREE PKG.			





51-85091 \*E



# Acronyms

Acronym	Description		
EIA	electronic industries alliance		
EMI	electromagnetic interference		
ESD	electrostatic discharge		
HCSL	SL high speed current steering logic		
JEDEC	EC joint electron devices engineering council		
PCB	B printed circuit board		
PCI	I peripheral component interconnect		
PLL	L phase-locked loop		
TSSOP	SSOP thin shrunk small outline package		

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
kHz	kilohertz		
MHz	megahertz		
μF	microfarad		
mA	milliampere		
ms	millisecond		
mV	millivolt		
mW	milliwatt		
ns	nanosecond		
Ω	ohm		
ppm	parts per million		
%	percent		
pF	picofarad		
ps	picosecond		
V	volt		



# **Document History Page**

Document Title: CY24293, Two Outputs PCI-Express Clock Generator Document Number: 001-46117				
REV.	ECN NO.	Orig. of Change	Submission Date	Description of Change
**	2490167	PYG/DPF /AESA	See ECN	New Data Sheet
*A	2507681	DPF / AESA	05/23/2008	Added Note 1: Parameters are guaranteed by design and characterization. Note 100% tested in production. Added Note 2 for Duty cycle spec in the AC Elect. Characteristics. Added HCSL termination in Condition for $V_{OL}$ , $V_{OH}$ DC Elect. Char. Added $V_{Xdelta}$ value of 140 mV in the Differential 100 MHz HCSL output. Changed Cload from 2 pF to 4 pF in Note 2. Added internal weak Pull-ups for S0, S1, SS0, SS1 and OE pins. Updated $T_{OEH}$ and $T_{OEL}$ to 200 ns (max.). Updated data sheet template
*B	2621901	CXQ / AESA	12/19/2008	Updated I <sub>DD</sub> spec in DC Electrical Characteristics. Added max spec for I <sub>DDOD</sub> DC Electrical Characteristics. Added R <sub>PU</sub> in DC Electrical Characteristics. Replaced T <sub>RFVAR</sub> with DT <sub>R</sub> and DT <sub>F</sub> in AC Electrical Characteristics. Added definitions for rise and fall time variation, crossing point variation in AC Electrical Characteristics. Reduced cycle-to-cycle jitter spec to 75ps in AC Electrical Characteristics.
*C	2683343	CXQ / PYRS	04/03/2009	Removed "Preliminary" from data sheet title and headings Added "max" to crystal ESR spec. Changed "LVDS Down Device" to "LVDS Device" in Table 8 and Figure 4.
*D	3289802	BASH	06/27/2011	Updated to latest template. Added Table of Contents. Updated package Diagram. Added Ordering Code Definitions. Added Acronyms and Units of Measure.
*E	3395894	PURU	10/05/2011	Updated Features (Removed LVDS related information). Updated Functional Description (Removed LVDS related information). Updated Output Termination under Application Information (Removed LVDS related information). Removed the section LVDS Compatible Layout Guidelines under the main section PCI-Express Layout Guidelines. Updated AC Electrical Characteristics (Removed LVDS related information) Updated Package Diagram. Updated in new template.
*F	4467398	XHT	08/08/2014	Changed V <sub>OH</sub> (max) from 0.85 V to 0.95 V.
*G	4581659	TAVA	11/28/2014	Added related documentation hyperlink in page 1. Updated package diagram.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com