

#### **General Description**

The MAX4586/MAX4587 serial-interface, programmable, 4-to-1 channel multiplexers are ideal for multimedia applications. They feature  $65\Omega$  on-resistance,  $4\Omega$  onresistance matching between channels, and  $5\Omega$  onresistance flatness. Additionally, they feature -83dB off-isolation at 20kHz and -48dB off-isolation at 10MHz. with -84dB crosstalk at 20kHz and -60dB crosstalk at

The MAX4586 uses a 2-wire, I<sup>2</sup>C<sup>™</sup>-compatible serial interface; the MAX4587 uses a 3-wire, SPITM/QSPITM/ MICROWIRE™-compatible interface. Both devices are available in 10-pin µMAX packages and are specified for the extended -40°C to +85°C temperature range.

#### Features

- ♦ +2.7V to +5.5V Single-Supply Operation
- ♦ 4-to-1 Channel Multiplexer
- ♦ 65 $\Omega$  (max) RoN with +5V Supply
- **♦** Audio Performance
  - -83dB Off-Isolation at 20kHz -84dB Crosstalk at 20kHz
- **♦ Video Performance** -48dB Off-Isolation at 10MHz
  - -60dB Crosstalk at 10MHz
- ♦ Serial Interface
  - 2-Wire, I<sup>2</sup>C Compatible (MAX4586) 3-Wire, SPI/QSPI/MICROWIRE Compatible (MAX4587)


#### **Applications**

Cellular Phones and Accessories Private Mobile Radios (PMRs) PC Multimedia Audio/Video Routing Industrial Equipment Set-Top Boxes Video Conferencing High-End Audio Equipment

#### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX4586EUB	-40°C to +85°C	10 μMAX
MAX4587EUB	-40°C to +85°C	10 μMAX

### Pin Configuration/ **Functional Diagram**



I<sup>2</sup>C is a trademark of Philips Corp. SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND	0.3V to +6V
COM and NO_ to GND (Note 1)	0.3V to $(V+ + 0.3V)$
A, $\overline{\text{CS}}$ , SDA, DIN, SCL, and SCLK to GND.	0.3V to +6V
Continuous Current into Any Terminal	±20mA
Peak Current into Any Terminal	
(pulsed at 1ms, 10% duty cycle)	±40mA
ESD per Method 3015.7	>2kV

Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
10-Pin µMAX (derate 4.1mW/°C above +70°C)	)330mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range6	5°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: Signals on NO\_ or COM exceeding V+ or ground are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

 $(V + = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCHES							
Analog Signal Range (Note 3)	V <sub>NO_</sub> , V <sub>COM</sub>			0		V+	V
On-Resistance	Ron	V + = 4.75V, $V_{NO} = 3V,$	T <sub>A</sub> = +25°C		45	65	Ω
On nesistance	TION	$I_{COM} = 4mA$	$T_A = T_{MIN}$ to $T_{MAX}$			80	32
On-Resistance Match Between Channels	ΔRON	V + = 4.75V, $V_{NO} = 3V,$	$T_A = +25^{\circ}C$		2	4	Ω
(Note 4)	AHON	$I_{COM} = 4mA$	$T_A = T_{MIN}$ to $T_{MAX}$			5	52
On-Resistance Flatness	Dr. A.T.	V <sub>NO</sub> _ = 1V, 2V, 3V;	T <sub>A</sub> = +25°C		2	5	Ω
(Note 5)	RFLAT		TA = TMIN to TMAX			6.5	52
NO_ Off-Leakage Current	luc (ass)	V+ = 5.25V; V <sub>NO</sub> _ = 1V, 4.5V;	T <sub>A</sub> = +25°C	-1	0.001	1	nA
(Note 6)	INO_(OFF)		$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	
COM Off-Leakage Current	loon voees	V+ = 5.25V; V <sub>NO</sub> = 1V, 4.5V;	T <sub>A</sub> = +25°C	-1	0.001	1	nA
(Note 6)	ICOM(OFF)	$V_{COM} = 4.5V, 1V$	TA = TMIN to TMAX	-10		10	I IIA
COM On-Leakage Current	Jackyon	V+ = 5.25V; V <sub>NO</sub> _ = 1V, 4.5V, or floating;	T <sub>A</sub> = +25°C	-1	0.002	1	nA
(Note 6)	ICOM(ON)	$V_{COM} = 1V, 4.5V$	TA = TMIN to TMAX	-10		10	I IIA
AUDIO PERFORMANCE							
Off-Isolation (Note 7)	V <sub>ISO(A)</sub>	$V_A = 1.0V_{RMS}$ , $f_{IN} = 20kHz$ , $R_L = 600\Omega$ , Figure 8			-83		dB
Channel-to-Channel Crosstalk	V <sub>CT(A)</sub>	$V_A = 1.0V_{RMS}$ , $f_{IN} = 20$ Figure 8	$R_S = 600Ω$ ,		-84		dB

#### **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**

 $(V+ = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
VIDEO PERFORMANCE	•						
Off-Isolation (Note 7)	V <sub>ISO(V)</sub>	$V_A = 1.0V_{RMS}$ , $f_{IN} = 10$ Figure 8	MHz, $R_L = 50\Omega$ ,		-48		dB
Channel-to-Channel Crosstalk	V <sub>CT(V)</sub>	$V_A = 1.0V_{RMS}$ , $f_{IN} = 10$ Figure 8	$V_A = 1.0V_{RMS}$ , $f_{IN} = 10MHz$ , $R_S = 50\Omega$ , Figure 8		-60		dB
-0.1dB Bandwidth	BW	$R_S = 75\Omega$ , $R_L = 1k\Omega$			5		MHz
-3dB Bandwidth	BW	$R_S = 50\Omega$ , $R_L = 50\Omega$			300		MHz
NO_ Off-Capacitance	Coff	f <sub>IN</sub> = 1MHz			5		рF
DYNAMIC TIMING (Notes 8, 9, a	and Figure 5)			•			
Turn-On Time	tou	$V_{NO} = 2.5V,$	T <sub>A</sub> = +25°C		275	400	
Turr-On time	ton	$R_L = 5k\Omega$ , $C_L = 35pF$	TA = TMIN to TMAX			500	ns
Turn-Off Time	torr		T <sub>A</sub> = +25°C		125	200	no
Turr-On Time	toff	$R_L = 300\Omega$ , $C_L = 35pF$	$T_A = T_{MIN}$ to $T_{MAX}$			250	ns
Break-Before-Make Time	t <sub>BBM</sub>	V <sub>NO</sub> _ = 2.5V, Figure 6		10	50		ns
Charge Injection	Q	$C_L = 1.0 nF, V_S = 0, R_S = 0, Figure 7$			3		рС
POWER SUPPLY	•	1		•			
Power-Supply Voltage Range	V+			2.7		5.5	V
Supply Current	I+	All logic inputs = 0 or \	/+		5	10	μΑ

#### **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

 $(V + = +3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ANALOG SWITCHES		1					
Analog Signal Range (Note 3)	V <sub>NO_</sub> , V <sub>COM</sub>			0		V+	V
On-Resistance	Ron	V + = 2.7V, $V_{NO} = 1V,$	T <sub>A</sub> = +25°C		65	110	Ω
On resistance	TION	I <sub>COM</sub> = 4mA	$T_A = T_{MIN}$ to $T_{MAX}$			130	32
On-Resistance Match Between Channels	ΔR <sub>ON</sub>	V + = 2.7V, $V_{NO} = 1V,$	T <sub>A</sub> = +25°C		3	5	Ω
(Note 4)	2.1014	ICOM = 4mA	$T_A = T_{MIN}$ to $T_{MAX}$			6	
On-Resistance Flatness	R <sub>FLAT</sub>	V+ = 2.7V; $V_{NO} = 1V, 1.5V, 2V;$	T <sub>A</sub> = +25°C		3	10	Ω
(Note 5)	TIFLAT	I <sub>COM</sub> = 4mA	$T_A = T_{MIN}$ to $T_{MAX}$			12	32
NO_ Off-Leakage Current	I <sub>NO_(OFF)</sub>	V+ = 3.6V; V <sub>NO</sub> = 0.5V, 3V;	T <sub>A</sub> = +25°C	-1	0.001	1	nA
(Notes 6, 10)	INO_(OFF)	$V_{COM} = 3V, 0.5V$	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	117 (
COM Off-Leakage Current	I <sub>COM(OFF)</sub>	V+ = 3.6V; $V_{NO} = 0.5V, 3V;$	T <sub>A</sub> = +25°C	-1	0.001	1	1 nA
(Notes 6, 10)	'COM(OFF)	V <sub>COM</sub> = 3V, 0.5V	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	117.
COM On-Leakage Current (Notes 6, 10)	ICOM(ON)	$V+ = 3.6V; V_{NO} = 0.5V, 3V, or floating;$	T <sub>A</sub> = +25°C	-1	0.002	1	nA
		V <sub>COM</sub> = 0.5V, 3V	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	
AUDIO PERFORMANCE	T	1					ı
Off-Isolation (Note 7)	V <sub>ISO(A)</sub>	$V_A = 0.5V_{RMS}$ , $f_{IN} = 2$ Figure 8	$20$ kHz, R <sub>L</sub> = $600\Omega$ ,		-83		dB
Channel-to-Channel Crosstalk	V <sub>CT(A)</sub>	$V_A = 0.5V_{RMS}$ , $f_{IN} = 2$ Figure 8	$R_S = 600\Omega$ ,		-84		dB
VIDEO PERFORMANCE				•			
Off-Isolation (Note 7)	V <sub>ISO(V)</sub>	V <sub>A</sub> = 0.5V <sub>RMS</sub> , f <sub>IN</sub> = 1 Figure 8	$OMHz$ , $R_L = 50\Omega$ ,		-48		dB
Channel-to-Channel Crosstalk	V <sub>CT(V)</sub>	$V_A = 0.5V_{RMS}$ , $f_{IN} = 1$ Figure 8	$V_A = 0.5V_{RMS}$ , $f_{IN} = 10MHz$ , $R_S = 50\Omega$ , Figure 8		-60		dB
-3dB Bandwidth	BW	$R_S = 50\Omega$ , $R_L = 50\Omega$			200		MHz
NO_ Off-Capacitance	Coff	$f_{IN} = 1MHz$			5		pF
DYNAMIC TIMING (Notes 8, 9,	and Figure 5	)		•			•
Turn-On Time	ton	$V_{NO} = 1.5V,$ $R_L = 5k\Omega, C_L = 35pF$	$T_A = +25^{\circ}C$ $T_A = T_{MIN} \text{ to } T_{MAX}$		400	800 1000	ns
		·	$T_A = +25^{\circ}C$		200	350	
Turn-Off Time	tOFF	$V_{NO} = 1.5V,$ $R_L = 300\Omega, C_L = 35pl$				500	ns
Break-Before-Make Time	t <sub>BBM</sub>	V <sub>NO</sub> _ = 1.5V, Figure 6	6	10	100		ns

#### I/O INTERFACE CHARACTERISTICS

(V+ = +2.7V to +5.25V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DIGITAL INPUTS (SCLK, DIN,	CS, SCL, SD	A, A)					
Input Low Voltage	VIL	V+ = 5V			0.8	V	
input Low Voltage	VIL	V+ = 3V			0.6	V	
Input Lligh Voltage	\/	V+ = 5V	3			V	
Input High Voltage	V <sub>IH</sub>	V+ = 3V	2			]	
Input Hysteresis	V <sub>H</sub> YST			0.2		V	
Input Leakage Current	ILEAK	Digital inputs = 0 or V+	-1	0.01	1	μΑ	
Input Capacitance	C <sub>IN</sub>	f = 1MHz		5		pF	
DIGITAL OUTPUT (SDA)							
Output Low Voltage	Vol	ISINK = 6mA			0.4	V	

#### 2-WIRE TIMING CHARACTERISTICS

(Figures 1 and 2, V+ = +2.7V to +5.25V,  $f_{SCL}$  = 100kHz,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	foor	V+ = 2.7V to 5.25V	0		100	kHz
SCL Clock Frequency	fscl	V+ = 4.75V to 5.25V			400	KIIZ
Bus Free Time Between Stop and Start Condition	t <sub>BUF</sub>		4.7			μs
Hold Time After Start Condition	thd:sta	The first clock is generated after this period.	4.0			μs
Stop Condition Setup Time	tsu:sto		4.0			μs
Data Hold Time	thd:dat		0			μs
Data Setup Time	tsu:dat		250			ns
Clock Low Period	tLOW		4.7			μs
Clock High Period	tHIGH		4.0			μs
SCL/SDA Rise Time (Note 11)	t <sub>R</sub>		20 + 0.1C <sub>B</sub>		300	ns
SCL/SDA Fall Time (Note 11)	tF		20 + 0.1C <sub>B</sub>		300	ns

#### 3-WIRE TIMING CHARACTERISTICS


(Figures 3 and 4, V+ = +2.7V to +5.25V,  $f_{OP}$  = 2.1MHz,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Fraguency	for	V+ = 2.7V to 5.25V	0		2.1	MHz
Operating Frequency	fop	V+ = 4.75V to 5.25V			10	IVIITZ
DIN to SCLK Setup	t <sub>DS</sub>		100			ns
DIN to SCLK Hold	tDH		0			ns
CS Fall to SCLK Rise Setup	tcss		100			ns
CS Rise to SCLK Hold	tcsh		0			ns
SCLK Pulse Width Low	tCL		200			ns
SCLK Pulse Width High	tсн		200			ns
Rise Time (SCLK, DIN, CS)	t <sub>R</sub>				2	μs
Fall Time (SCLK, DIN, CS)	t <sub>F</sub>				2	μs
CS Pulse Width High	tcsw			40		ns


- Note 2: Algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: Guaranteed by design. Not subject to production testing.
- **Note 4:**  $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$ .
- **Note 5:** Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.
- Note 6: Leakage parameters are 100% tested at maximum rated temperature and guaranteed by correlation at T<sub>A</sub> = +25°C.
- Note 7: Off-isolation = 20log (V<sub>COM</sub> / V<sub>NO</sub>), V<sub>COM</sub> = output, V<sub>NO</sub> = input to off switch.
- Note 8: All timing is measured from the clock's falling edge preceding the ACK signal for 2-wire and from the rising edge of CS for 3-wire. Turn-off time is defined at the output of the switch for a 0.5V change, tested with a 300Ω load to ground. Turn-on time is defined at the output of the switch for a 0.5V change and measured with a 5kΩ load resistor to GND. All timing is shown with respect to 20% V+ and 70% V+, unless otherwise noted.
- **Note 9:** Typical values are for MAX4586 devices.
- Note 10: Leakage testing is guaranteed by testing with a +5.25V supply.
- **Note 11:**  $C_B$  = capacitance of one bus line in pF. Tested with  $C_B$  = 400pF.

### Typical Operating Characteristics

 $(V + = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 











#### Typical Operating Characteristics (continued)

 $(V+ = +5V, T_A = +25$ °C, unless otherwise noted.)









4.0

4.5

5.0 5.5

I<sub>COM(OFF)</sub> @ V<sub>COM</sub> = 4.5V

 $V_{NO} = 1.0V$ 

65

#### **Pin Description**

F	PIN	NAME	FUNCTION	
MAX4586	MAX4587	NAME	FUNCTION	
1	1	COM	Analog Switch Common Terminal	
2	_	А	LSB + 2 of the 2-Wire Serial-Interface Address Field	
_	2	CS	Chip Select of the 3-Wire Serial Interface	
3	_	SDA	Data Input of 2-Wire Serial Interface	
_	3	DIN	Data Input of 3-Wire Serial Interface	
4	4	V+	Supply Voltage	
5	_	SCL	Clock Input of the 2-Wire Serial Interface	
_	5	SCLK	Clock Input of the 3-Wire Serial Interface	
6	6	NO1	Mux Normally Open Output 1	
7	7	NO2	Mux Normally Open Output 2	
8	8	GND	Ground	
9	9	NO3	Mux Normally Open Output 3	
10	10	NO4	Mux Normally Open Output 4	

#### **Detailed Description**

The MAX4586/MAX4587 are serial-interface, programmable multiplexers. Each device contains a 4-to-1 normally open (NO) multiplexer. Each switch is independently controlled through the on-chip serial interface. The MAX4586 uses a 2-wire, I<sup>2</sup>C-compatible serial communications protocol, and the MAX4587 uses a 3-wire, SPI/QSPI/MICROWIRE-compatible serial communications protocol.

These devices operate from a single +2.7V to +5.5V supply and are optimized for use with an audio frequency at 20kHz and video frequencies up to 10MHz. They feature 65 $\Omega$  on-resistance, 4 $\Omega$  on-resistance matching between channels, and 5 $\Omega$  on-resistance flatness. Audio off-isolation is -83dB at 20kHz and crosstalk is at least -84dB at 20kHz, while video off-isolation is -48dB at 10MHz and crosstalk is at least -60dB at 10MHz.

### **Applications Information**

#### **Multiplexer Control**

The MAX4586/MAX4587 have a common command-bit structure; the only difference between them is the interface type (2-wire or 3-wire, respectively).

The command controls the open/closed states of the various switches. Table 1 shows the configuration of the data bits and their related switches. After a command is issued, a logic "1" in any data-bit location closes the associated switch, while a logic "0" opens it (Table 2).

#### 2-Wire Serial Interface

The MAX4586 uses a 2-wire, I<sup>2</sup>C-compatible serial interface. The COM\_ register uses the "SendByte" protocol that consists of an address byte followed by a command byte (Table 1).

To address a given chip, the A bit in the address byte must duplicate the value present at the A pin of that chip. The rest of the address bits must match those shown in Table 3. The command byte details are described in the *Switch Control* section.

The 2-wire serial interface requires only two I/O lines of a standard microprocessor ( $\mu P$ ) port. Figures 1 and 2 detail the timing diagram for signals on the 2-wire bus, and Tables 1 and 3 detail the format of the signals. The MAX4586 is a receive-only device and must be controlled by the bus master device. A bus master device communicates by transmitting the address byte of the slave device over the bus and then transmitting the desired information. Each transmission consists of a start condition, an address byte, a command byte, and finally a stop condition. The slave device acknowledges the recognition of its address by pulling the SDA line low for one clock period after the address byte is transmitted. The slave device also issues a similar acknowledgment after the command byte.

**Table 1. Command-Bit Mapping** 

COMMAND BIT	SWITCH	TERMINALS	POWER-UP STATE
D7 (MSB)	X		X
D6	X		Х
D5	X		Х
D4	X		Х
D3	NO4 to COM	10, 1	0 (Open)
D2	NO3 to COM	9, 1	0 (Open)
D1	NO2 to COM	7, 1	0 (Open)
D0 (LSB)	NO1 to COM	6, 1	0 (Open)

**Table 2. Truth Table** 

LOGIC	NO_SWITCH
0	OPEN
1	CLOSED

#### Table 3. Address Bit Map

ADDRESS BIT (A)	ADDRESS
0	0110 1010
1	0110 1110






Figure 1. 2-Wire Serial-Interface Timing Diagram




Figure 2. Complete 2-Wire Serial-Interface Transmission

#### Start and Stop Conditions

The bus master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high. When the bus master has finished communicating with the slave device, it issues a stop condition by transitioning SDA from low to high while SCL is high. The bus master is then free for another transmission.

#### Slave Address (Address Byte)

The MAX4586 uses an 8-bit-long slave address. To select a slave address, connect A to V+ or GND. The MAX4586 has two possible slave addresses, so a maximum of two of these devices may share the same address line. The slave device MAX4586 monitors the serial bus continuously, waiting for a start condition followed by an address byte. When a slave device recognised to the serial bus continuously.




Figure 3. 3-Wire Serial-Interface Timing Diagram




Figure 4. Complete 3-Wire Serial Transmission

nizes its address (01101A10), it acknowledges that it is ready for further communication by pulling the SDA line low for one clock period.

#### 3-Wire Serial Interface

The MAX4587 3-wire serial interface is SPI/QSPI/MICROWIRE compatible. An active-low chip-select  $\overline{(CS)}$  input enables the device to receive data for the serial input (DIN). Data is clocked in on the rising edge of the serial-clock (SCLK) signal. A total of 8 bits is needed in each write cycle. The first bit clocked into the MAX4587 is the command byte's MSB, and the last bit clocked in is the data byte's LSB. The first four bits

of the command byte are "don't care." While shifting data, the device remains in its original configuration. After all eight bits are clocked into the input shift register, a rising edge on  $\overline{CS}$  latches the data into the MAX4587 internal registers, initiating the device's change of state. Figures 3 and 4 detail the 3-wire protocol, and Table 1 details the command byte format.

#### **Addressable Serial Interface**

To program several MAX4587s individually using a single processor, connect DIN of each MAX4587 together and control  $\overline{CS}$  on each MAX4587 separately. To select a particular device, drive the corresponding  $\overline{CS}$  low, clock in the 8-bit command, then drive  $\overline{CS}$  high to execute the command. Typically, only one MAX4587 is addressed at a time.

#### **Power-Up State**

The MAX4586/MAX4587 feature a preset power-up state. See Table 1 to determine the power-up state of the devices.

\_Chip Information

**TRANSISTOR COUNT: 2259** 

### **Test Circuits/Timing Diagrams**




Figure 5. Switching Time




Figure 6. Break-Before-Make Interval

### Test Circuits/Timing Diagrams (continued)




Figure 7. Charge Injection




Figure 8. Off-Isolation and Crosstalk

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

# AMEYA360 Components Supply Platform

### **Authorized Distribution Brand:**

























### Website:

Welcome to visit www.ameya360.com

#### Contact Us:

#### > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

#### > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

#### Customer Service :

Email service@ameya360.com

### Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com