

USB Charging Port Controller and Power Switch with Load Detection

Check for Samples: [TPS2546](#)

FEATURES

- D+/D– CDP/DCP Modes per USB Battery Charging Specification 1.2
- D+/D– Shorted Mode per Chinese Telecommunication Industry Standard YD/T 1591-2009
- Supports non-BC1.2 Charging Modes by Automatic Selection
 - D+/D– Divider Modes 2.0V/2.7V and 2.7/2.0V
 - D+/D– 1.2V Mode
- Supports Sleep-Mode Charging and Mouse/Keyboard Wake Up
- Automatic SDP/CDP Switching for Devices That do not Connect to CDP Ports
- Load Detection for Power Supply Control in S4/S5 Charging and Port Power Management in all Charge Modes
- Compatible with USB 2.0 and 3.0 Power Switch requirements
- Integrated 73-mΩ (typ) High-Side MOSFET
- Adjustable Current-Limit up to 3 A (typ)
- Operating Range: 4.5 V to 5.5 V
- Max Device Current
 - 2 μA When Device Disabled
 - 270 μA When Device Enabled
- Drop-In and BOM Compatible with TPS2543
- Available in 16-Pin QFN (3x3) Package
- 8KV ESD Rating on DM/DP Pins
- UL Listed and CB File No. E169910

APPLICATIONS

- USB Ports (Host and Hubs)
- Notebook and Desktop PCs
- Universal Wall Charging Adapters



DESCRIPTION

The TPS2546 is a USB charging port controller and power switch with an integrated USB 2.0 high-speed data line (D+/D–) switch. TPS2546 provides the electrical signatures on D+/D– to support charging schemes listed under device feature section. TI tests charging of popular mobile phones, tablets and media devices with the TPS2546 to ensure compatibility with both BC1.2 compliant and non-BC1.2 compliant devices

In addition to charging popular devices, the TPS2546 also supports two distinct power management features, namely, power wake and port power management (PPM) via the STATUS pin. Power wake allows for power supply control in S4/S5 charging and PPM the ability to manage port power in a multi-port application. Additionally, system wake up (from S3) with a mouse/keyboard (both low speed and full speed) is fully supported in the TPS2546

The TPS2546 73-mΩ power-distribution switch is intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. Two programmable current thresholds provide flexibility for setting current limits and load detect thresholds.

TPS2546 RTE PACKAGE AND TYPICAL APPLICATION DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

| T _A | PACKAGE | DEVICE | TOP-SIDE MARKING |
|----------------|---------|---------|------------------|
| –40°C to 85°C | QFN16 | TPS2546 | 2546 |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range, voltages are referenced to GND (unless otherwise noted)

| | | LIMIT | UNIT |
|--|--|---------------------------|------|
| Voltage range | IN, EN, ILIM_LO, ILIM_HI, FAULT, STATUS, ILIM_SEL, CTL1, CTL2, CTL3, OUT | –0.3 to 7 | V |
| | IN to OUT | –7 to 7 | |
| | DP_IN, DM_IN, DP_OUT, DM_OUT | –0.3 to (IN + 0.3) or 5.7 | |
| Input clamp current | DP_IN, DM_IN, DP_OUT, DM_OUT | ±20 | mA |
| Continuous current in SDP or CDP mode | DP_IN to DP_OUT or DM_IN to DM_OUT | ±100 | mA |
| Continuous current in BC1.2 DCP mode | DP_IN to DM_IN | ±50 | mA |
| Continuous output current | OUT | Internally limited | |
| Continuous output sink current | FAULT, STATUS | 25 | mA |
| Continuous output source current | ILIM_LO, ILIM_HI | Internally limited | mA |
| ESD rating | HBM | 2 | kV |
| | HBM wrt GND and each other, DP_IN, DM_IN, OUT | 8 | |
| | CDM | 500 | V |
| Operating junction temperature, T _J | | –40 to Internally limited | °C |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

| THERMAL METRIC ⁽¹⁾ | | TPS2546 | UNITS |
|-------------------------------|--|--------------|-------|
| | | RTE (16 PIN) | |
| θ _{JA} | Junction-to-ambient thermal resistance | 53.4 | °C/W |
| θ _{JCtop} | Junction-to-case (top) thermal resistance | 51.4 | |
| θ _{JB} | Junction-to-board thermal resistance | 17.2 | |
| ψ _{JT} | Junction-to-top characterization parameter | 3.7 | |
| ψ _{JB} | Junction-to-board characterization parameter | 20.7 | |
| θ _{JCbot} | Junction-to-case (bottom) thermal resistance | 3.9 | |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/spr9953).

RECOMMENDED OPERATING CONDITIONS

voltages are referenced to GND (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|----------------|---|------|-----|----------|-------------|
| V_{IN} | Input voltage, IN | 4.5 | | 5.5 | V |
| | Input voltage, logic-level inputs, EN, CTL1, CTL2, CTL3, ILIM_SEL | 0 | | 5.5 | V |
| | Input voltage, data line inputs, DP_IN, DM_IN, DP_OUT, DM_OUT | 0 | | V_{IN} | V |
| V_{IH} | High-level input voltage, EN, CTL1, CTL2, CTL3, ILIM_SEL | 1.8 | | | V |
| V_{IL} | Low-level input voltage, EN, CTL1, CTL2, CTL3, ILIM_SEL | | | 0.8 | V |
| | Continuous current, data line inputs, SDP or CDP mode, DP_IN to DP_OUT, DM_IN to DM_OUT | | | ±30 | mA |
| | Continuous current, data line inputs, BC1.2 DCP mode, DP_IN to DM_IN | | | ±15 | mA |
| I_{OUT} | Continuous output current, OUT | 0 | | 2.5 | A |
| | Continuous output sink current, \overline{FAULT} , \overline{STATUS} | 0 | | 10 | mA |
| R_{ILIM_XX} | Current-limit set resistors | 16.9 | | 750 | k Ω |
| T_J | Operating virtual junction temperature | -40 | | 125 | $^{\circ}C$ |

ELECTRICAL CHARACTERISTICS

 Unless otherwise noted: $-40 \leq T_J \leq 125^{\circ}C$, $4.5V \leq V_{IN} \leq 5.5V$, $V_{EN} = V_{IN}$, $V_{ILIM_SEL} = V_{IN}$, $V_{CTL1} = V_{CTL2} = V_{CTL3} = V_{IN}$, $R_{\overline{FAULT}} = R_{\overline{STATUS}} = 10\text{ k}\Omega$, $R_{ILIM_HI} = 20\text{ k}\Omega$, $R_{ILIM_LO} = 80.6\text{ k}\Omega$. Positive currents are into pins. Typical values are at $25^{\circ}C$. All voltages are with respect to GND.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|------------------------------|---|-----|------|---------|
| POWER SWITCH | | | | | |
| $R_{DS(on)}$ | On resistance ⁽¹⁾ | $T_J = 25^{\circ}C$, $I_{OUT} = 2\text{ A}$ | | 73 | 84 |
| | | $-40^{\circ}C \leq T_J \leq 85^{\circ}C$, $I_{OUT} = 2\text{ A}$ | | 73 | 105 |
| | | $-40^{\circ}C \leq T_J \leq 125^{\circ}C$, $I_{OUT} = 2\text{ A}$ | | 73 | 120 |
| t_r | OUT voltage rise time | $V_{IN} = 5\text{ V}$, $C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$ (see Figure 23 and Figure 24) | 0.7 | 1.0 | 1.60 |
| t_f | OUT voltage fall time | | 0.2 | 0.35 | 0.5 |
| t_{on} | OUT voltage turn-on time | $V_{IN} = 5\text{ V}$, $C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$ (see Figure 23 and Figure 25) | 2.7 | | 4 |
| t_{off} | OUT voltage turn-off time | | 1.7 | | 3 |
| I_{REV} | Reverse leakage current | $V_{OUT} = 5.5\text{ V}$, $V_{IN} = V_{EN} = 0\text{ V}$, $-40 \leq T_J \leq 85^{\circ}C$, Measure I_{OUT} | | 2 | |
| DISCHARGE | | | | | |
| R_{DCHG} | OUT discharge resistance | $V_{OUT} = 4\text{ V}$, $V_{EN} = 0\text{ V}$ | | 400 | 500 630 |
| t_{DCHG} | OUT discharge hold time | Time $V_{OUT} < 0.7\text{ V}$ (see Figure 26) | | 1.30 | 2.0 2.9 |

- (1) Pulse-testing techniques maintain junction temperature close to ambient temperature; Thermal effects must be taken into account separately.

ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted: $-40 \leq T_J \leq 125^\circ\text{C}$, $4.5\text{V} \leq V_{\text{IN}} \leq 5.5\text{V}$, $V_{\text{EN}} = V_{\text{IN}}$, $V_{\text{ILIM_SEL}} = V_{\text{IN}}$, $V_{\text{CTL1}} = V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$, $R_{\text{FAULT}} = R_{\text{STATUS}} = 10\text{ k}\Omega$, $R_{\text{ILIM_HI}} = 20\text{ k}\Omega$, $R_{\text{ILIM_LO}} = 80.6\text{ k}\Omega$. Positive currents are into pins. Typical values are at 25°C . All voltages are with respect to GND.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|--|------|------|------|------------------|
| EN, ILIMSEL, CTL1, CTL2, CTL3 INPUTS | | | | | | |
| | Input pin rising logic threshold voltage | | 1 | 1.35 | 1.70 | V |
| | Input pin falling logic threshold voltage | | 0.85 | 1.15 | 1.45 | |
| | Hysteresis ⁽²⁾ | | | 200 | | mV |
| | Input current | Pin voltage = 0 V or 5.5 V | -0.5 | | 0.5 | μA |
| ILIMSEL CURRENT LIMIT | | | | | | |
| I_{OS} | OUT short circuit current limit ⁽³⁾ | $V_{\text{ILIM_SEL}} = 0\text{ V}$, $R_{\text{ILIM_LO}} = 210\text{ k}\Omega$ | 205 | 240 | 275 | mA |
| | | $V_{\text{ILIM_SEL}} = 0\text{ V}$, $R_{\text{ILIM_LO}} = 80.6\text{ k}\Omega$ | 575 | 625 | 680 | |
| | | $V_{\text{ILIM_SEL}} = 0\text{ V}$, $R_{\text{ILIM_LO}} = 22.1\text{ k}\Omega$ | 2120 | 2275 | 2430 | |
| | | $V_{\text{ILIM_SEL}} = V_{\text{IN}}$, $R_{\text{ILIM_HI}} = 20\text{ k}\Omega$ | 2340 | 2510 | 2685 | |
| | | $V_{\text{ILIM_SEL}} = V_{\text{IN}}$, $R_{\text{ILIM_HI}} = 16.9\text{ k}\Omega$ | 2770 | 2970 | 3170 | |
| t_{IOS} | Response time to OUT short-circuit ⁽²⁾ | $V_{\text{IN}} = 5.0\text{ V}$, $R = 0.1\Omega$, lead length = 2 inches (see Figure 27) | | 1.5 | | μs |
| SUPPLY CURRENT | | | | | | |
| $I_{\text{IN_OFF}}$ | Disabled IN supply current | $V_{\text{EN}} = 0\text{ V}$, $V_{\text{OUT}} = 0\text{ V}$, $-40 \leq T_J \leq 85^\circ\text{C}$ | | 0.1 | 2 | μA |
| $I_{\text{IN_ON}}$ | Enabled IN supply current | $V_{\text{CTL1}} = V_{\text{CTL2}} = V_{\text{IN}}$, $V_{\text{CTL3}} = 0\text{ V}$, $V_{\text{ILIM_SEL}} = 0\text{ V}$ | | 165 | 220 | μA |
| | | $V_{\text{CTL1}} = V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$, $V_{\text{ILIM_SEL}} = 0\text{ V}$ | | 175 | 230 | |
| | | $V_{\text{CTL1}} = V_{\text{CTL2}} = V_{\text{IN}}$, $V_{\text{CTL3}} = 0\text{ V}$, $V_{\text{ILIM_SEL}} = V_{\text{IN}}$ | | 185 | 240 | |
| | | $V_{\text{CTL1}} = V_{\text{CTL2}} = V_{\text{IN}}$, $V_{\text{CTL3}} = V_{\text{IN}}$, $V_{\text{ILIM_SEL}} = V_{\text{IN}}$ | | 195 | 250 | |
| | | $V_{\text{CTL1}} = 0\text{ V}$, $V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$ | | 215 | 270 | |
| UNDERVOLTAGE LOCKOUT | | | | | | |
| V_{UVLO} | IN rising UVLO threshold voltage | | 3.9 | 4.1 | 4.3 | V |
| | Hysteresis ⁽²⁾ | | | 100 | | mV |
| FAULT | | | | | | |
| | Output low voltage | $I_{\text{FAULT}} = 1\text{ mA}$ | | | 100 | mV |
| | Off-state leakage | $V_{\text{FAULT}} = 5.5\text{ V}$ | | | 1 | μA |
| | Over current $\overline{\text{FAULT}}$ rising and falling deglitch | | 5 | 8.2 | 12 | ms |
| STATUS | | | | | | |
| | Output low voltage | $I_{\text{STATUS}} = 1\text{ mA}$ | | | 100 | mV |
| | Off-state leakage | $V_{\text{STATUS}} = 5.5\text{ V}$ | | | 1 | μA |
| THERMAL SHUTDOWN | | | | | | |
| | Thermal shutdown threshold | | 155 | | | $^\circ\text{C}$ |
| | Thermal shutdown threshold in current-limit | | 135 | | | |
| | Hysteresis ⁽²⁾ | | | 20 | | |

- (2) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.
- (3) Pulse-testing techniques maintain junction temperature close to ambient temperature; Thermal effects must be taken into account separately.

ELECTRICAL CHARACTERISTICS, HIGH-BANDWIDTH SWITCH

Unless otherwise noted: $-40 \leq T_J \leq 125^\circ\text{C}$, $4.5\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$, $V_{\text{EN}} = V_{\text{IN}}$, $V_{\text{ILIM_SEL}} = V_{\text{IN}}$, $V_{\text{CTL1}} = V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$. $R_{\text{FAULT}} = R_{\text{STATUS}} = 10\text{ k}\Omega$, $R_{\text{ILIM_HI}} = 20\text{ k}\Omega$, $R_{\text{ILIM_LO}} = 80.6\text{ k}\Omega$. Positive currents are into pins. Typical values are at 25°C . All voltages are with respect to GND.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|---|-----|------|------|---------------|
| HIGH-BANDWIDTH ANALOG SWITCH | | | | | | |
| DP/DM switch on resistance | | $V_{\text{DP/DM_OUT}} = 0\text{ V}$, $I_{\text{DP/DM_IN}} = 30\text{ mA}$ | | 2 | 4 | Ω |
| | | $V_{\text{DP/DM_OUT}} = 2.4\text{ V}$, $I_{\text{DP/DM_IN}} = -15\text{ mA}$ | | 3 | 6 | |
| Switch resistance mismatch between DP / DM channels | | $V_{\text{DP/DM_OUT}} = 0\text{ V}$, $I_{\text{DP/DM_IN}} = 30\text{ mA}$ | | 0.05 | 0.15 | Ω |
| | | $V_{\text{DP/DM_OUT}} = 2.4\text{ V}$, $I_{\text{DP/DM_IN}} = -15\text{ mA}$ | | 0.05 | 0.15 | |
| DP/DM switch off-state capacitance ⁽¹⁾ | | $V_{\text{EN}} = 0\text{ V}$, $V_{\text{DP/DM_IN}} = 0.3\text{ V}$, $V_{\text{ac}} = 0.6\text{ V}_{\text{pk-pk}}$, $f = 1\text{ MHz}$ | | 3 | 3.6 | pF |
| DP/DM switch on-state capacitance ⁽²⁾ | | $V_{\text{DP/DM_IN}} = 0.3\text{ V}$, $V_{\text{ac}} = 0.6\text{ V}_{\text{pk-pk}}$, $f = 1\text{ MHz}$ | | 5.4 | 6.2 | pF |
| O_{IRR} | Off-state isolation ⁽³⁾ | $V_{\text{EN}} = 0\text{ V}$, $f = 250\text{ MHz}$ | | 33 | | dB |
| X_{TALK} | On-state cross channel isolation ⁽³⁾ | $f = 250\text{ MHz}$ | | 52 | | dB |
| | Off state leakage current | $V_{\text{EN}} = 0\text{ V}$, $V_{\text{DP/DM_IN}} = 3.6\text{ V}$, $V_{\text{DP/DM_OUT}} = 0\text{ V}$, measure $I_{\text{DP/DM_OUT}}$ | | 0.1 | 1.5 | μA |
| BW | Bandwidth (-3dB) ⁽³⁾ | $R_L = 50\ \Omega$ | | 2.6 | | GHz |
| t_{pd} | Propagation delay ⁽³⁾ | | | 0.25 | | ns |
| t_{SK} | Skew between opposite transitions of the same port ($t_{\text{PHL}} - t_{\text{PLH}}$) | | | 0.1 | 0.2 | ns |

(1) The resistance in series with the parasitic capacitance to GND is typically $250\ \Omega$.

(2) The resistance in series with the parasitic capacitance to GND is typically $150\ \Omega$.

(3) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

ELECTRICAL CHARACTERISTICS, CHARGING CONTROLLER

Unless otherwise noted: $-40 \leq T_J \leq 125^\circ\text{C}$, $4.5\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$, $V_{\text{EN}} = V_{\text{IN}}$, $V_{\text{ILIM_SEL}} = V_{\text{IN}}$, $V_{\text{CTL1}} = 0\text{ V}$, $V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$. $R_{\text{FAULT}} = R_{\text{STATUS}} = 10\text{ k}\Omega$, $R_{\text{ILIM_HI}} = 20\text{ k}\Omega$, $R_{\text{ILIM_LO}} = 80.6\text{ k}\Omega$. Positive currents are into pins. Typical values are at 25°C . All voltages are with respect to GND.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|--|--|------|------|------|---------------|
| SHORTED MODE (BC1.2 DCP) | | VCTL1 = VIN, VCTL2 = VCTL3 = 0V | | | | |
| DP_IN / DM_IN shorting resistance | | | | 125 | 200 | Ω |
| 1.2V Mode | | | | | | |
| DP_IN /DM_IN output voltage | | | 1.19 | 1.25 | 1.31 | V |
| DP_IN /DM_IN output impedance | | | 60 | 75 | 94 | k Ω |
| DIVIDER1 MODE | | | | | | |
| DP_IN Divider1 output voltage | | | 1.9 | 2.0 | 2.1 | V |
| DM_IN Divider1 output voltage | | | 2.57 | 2.7 | 2.84 | V |
| DP_IN output impedance | | | 8 | 10.5 | 12.5 | k Ω |
| DM_IN output impedance | | | 8 | 10.5 | 12.5 | k Ω |
| DIVIDER2 MODE | | IOUT = 1A | | | | |
| DP_IN Divider2 output voltage | | | 2.57 | 2.7 | 2.84 | V |
| DM_IN Divider2 output voltage | | | 1.9 | 2.0 | 2.1 | V |
| DP_IN output impedance | | | 8 | 10.5 | 12.5 | k Ω |
| DM_IN output impedance | | | 8 | 10.5 | 12.5 | k Ω |
| CHARGING DOWNSTREAM PORT | | VCTL1 = VCTL2 = VCTL3 = VIN | | | | |
| $V_{\text{DM_SRC}}$ | DM_IN CDP output voltage | $V_{\text{DP_IN}} = 0.6\text{ V}$, $-250\text{ }\mu\text{A} < I_{\text{DM_IN}} < 0\text{ }\mu\text{A}$ | 0.5 | 0.6 | 0.7 | V |
| $V_{\text{DAT_REF}}$ | DP_IN rising lower window threshold for $V_{\text{DM_SRC}}$ activation | | 0.25 | | 0.4 | V |
| | Hysteresis ⁽¹⁾ | | | 50 | | mV |
| $V_{\text{LGC_SRC}}$ | DP_IN rising upper window threshold for $V_{\text{DM_SRC}}$ de-activation | | 0.8 | | 1 | V |
| | hysteresis ⁽¹⁾ | | | 100 | | mV |
| $I_{\text{DP_SINK}}$ | DP_IN sink current | $V_{\text{DP_IN}} = 0.6\text{ V}$ | 40 | 70 | 100 | μA |
| LOAD DETECT – NON POWER WAKE | | VCTL1 = VCTL2 = VCTL3 = VIN | | | | |
| I_{LD} | IOUT rising load detect current threshold | | 635 | 700 | 765 | mA |
| | hysteresis ⁽¹⁾ | | | 50 | | mA |
| $t_{\text{LD_SET}}$ | Load detect set time | | 140 | 200 | 275 | ms |
| | Load detect reset time | | 1.9 | 3 | 4.2 | s |
| LOAD DETECT – POWER WAKE | | VCTL1 = VCTL2 = 0V, VCTL3 = VIN | | | | |
| $I_{\text{OS_PW}}$ | Power wake short circuit current limit | | 32 | 55 | 78 | mA |
| | I_{OUT} falling power wake reset current detection threshold | | 23 | 45 | 67 | mA |
| | Reset current hysteresis ⁽¹⁾ | | | 5 | | mA |
| | Power wake reset time | | 10.7 | 15 | 20.6 | s |

(1) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.

TYPICAL CHARACTERISTICS (continued)




Figure 5.

G005




Figure 6.

G006




Figure 7.

G007




Figure 8.

G008







Figure 9.



TYPICAL CHARACTERISTICS (continued)

EYE DIAGRAM USING USB COMPLIANCE TEST PATTERN (with no switch)




Figure 13.

EYE DIAGRAM USING USB COMPLIANCE TEST PATTERN (with data switch)




Figure 14.

I_{OUT} RISING LOAD DETECT THRESHOLD AND OUT SHORT CIRCUIT CURRENT LIMIT VS TEMPERATURE




Figure 15.

LOAD DETECT SET TIME VS TEMPERATURE




Figure 16.

TYPICAL CHARACTERISTICS (continued)

**POWER WAKE CURRENT LIMIT
VS
TEMPERATURE**





Figure 17.

G017

TURN-ON RESPONSE




t - Time - 1 ms/div

G021

Figure 18.

TURN-OFF RESPONSE




t - Time - 1 ms/div

G022

Figure 19.

DEVICE ENABLED INTO SHORT CIRCUIT



t - Time - 2 ms/div

G023

Figure 20.

TYPICAL CHARACTERISTICS (continued)

DEVICE ENABLED INTO SHORT CIRCUIT - THERMAL CYCLING




Figure 21.

SHORT CIRCUIT to FULL LOAD RECOVERY




Figure 22.

PARAMETER MEASUREMENT DESCRIPTION




Figure 23. OUT Rise/Fall Test Load




Figure 24. Power-On and Off Timing




Figure 25. Enable Timing, Active High Enable




Figure 26. OUT Discharge During Mode Change





Figure 27. Output Short Circuit Parameters

DEVICE INFORMATION

TPS2546 RTE PACKAGE
(Top View)




PIN FUNCTIONS

| NO. | NAME | TYPE ⁽¹⁾ | DESCRIPTION |
|-----|----------------------------|---------------------|---|
| 1 | IN | P | Input voltage and supply voltage; connect 0.1 μ F or greater ceramic capacitor from IN to GND as close to the device as possible |
| 2 | DM_OUT | I/O | D– data line to USB host controller |
| 3 | DP_OUT | I/O | D+ data line to USB host controller |
| 4 | ILIM_SEL | I | Logic-level input signal used to control the charging mode, current limit threshold, and load detection; see the control truth table. Can be tied directly to IN or GND without pull-up or pull-down resistor. |
| 5 | EN | I | Logic-level input for turning the power switch and the signal switches on/off; logic low turns off the signal and power switches and holds OUT in discharge. Can be tied directly to IN or GND without pull-up or pull-down resistor. |
| 6 | CTL1 | I | Logic-level inputs used to control the charging mode and the signal switches; see the control truth table. Can be tied directly to IN or GND without pull-up or pull-down resistor. |
| 7 | CTL2 | I | |
| 8 | CTL3 | I | |
| 9 | $\overline{\text{STATUS}}$ | O | Active-low open-drain output, asserted in load detection conditions |
| 10 | DP_IN | I/O | D+ data line to downstream connector |
| 11 | DM_IN | I/O | D– data line to downstream connector |
| 12 | OUT | P | Power-switch output |
| 13 | $\overline{\text{FAULT}}$ | O | Active-low open-drain output, asserted during over-temperature or current limit conditions |
| 14 | GND | P | Ground connection |
| 15 | ILIM_LO | I | External resistor connection used to set the low current-limit threshold and the load detection current threshold. A resistor to ILIM_LO is optional; see Current-Limit Settings in DETAILED DESCRIPTION. |
| 16 | ILIM_HI | I | External resistor connection used to set the high current-limit threshold |
| NA | PowerPAD | | Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect to GND plane. |

(1) G = Ground, I = Input, O = Output, P = Power

TPS2546 FUNCTIONAL BLOCK DIAGRAM



DETAILED DESCRIPTION

Overview

The following overview references various industry standards. It is always recommended to consult the most up-to-date standard to ensure the most recent and accurate information. Rechargeable portable equipment requires an external power source to charge its batteries. USB ports are a convenient location for charging because of an available 5V power source. Universally accepted standards are required to make sure host and client-side devices operate together in a system to ensure power management requirements are met. Traditionally, host ports following the USB 2.0 specification must provide at least 500mA to downstream client-side devices. Because multiple USB devices can be attached to a single USB port through a bus-powered hub, it is the responsibility of the client-side device to negotiate its power allotment from the host to ensure the total current draw does not exceed 500mA. In general, each USB device is granted 100mA and may request more current in 100mA unit steps up to 500mA. The host may grant or deny based on the available current. A USB 3.0 host port not only provides higher data rate than USB 2.0 port but also raises the unit load from 100mA to 150mA. It is also required to provide a minimum current of 900mA to downstream client-side devices.

Additionally, the success of USB has made the mini-USB connector a popular choice for wall adapter cables. This allows a portable device to charge from both a wall adapter and USB port with only one connector. As USB charging has gained popularity, the 500mA minimum defined by USB 2.0 or 900mA for USB 3.0 has become insufficient for many handset and personal media players which need a higher charging rate. Wall adapters can provide much more current than 500mA/900mA. Several new standards have been introduced defining protocol handshaking methods that allow host and client devices to acknowledge and draw additional current beyond the 500mA/900mA minimum defined by USB 2.0/3.0 while still using a single micro-USB input connector.

The TPS2546 supports four of the most common USB charging schemes found in popular hand-held media and cellular devices:

- USB Battery Charging Specification BC1.2
- Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider Mode
- 1.2V Mode

YD/T 1591-2009 is a subset of BC1.2 spec. supported by vast majority of devices that implement USB charging. Divider and 1.2V charging schemes are supported in devices from specific yet popular device makers.

BC1.2 lists three different port types as listed below.

- Standard Downstream Port (SDP)
- Charging Downstream Port (CDP)
- Dedicated Charging Port (DCP)

BC1.2 defines a charging port as a downstream facing USB port that provides power for charging portable equipment, under this definition CDP and DCP are defined as charging ports

[Table 1](#) shows the differences between these ports.

Table 1. Operating Modes

| PORT TYPE | SUPPORT USB 2.0 COMMUNICATION | MAX. ALLOWABLE CURRENT DRAW BY PORTABLE DEVICE (A) |
|---------------|-------------------------------|--|
| SDP (USB 2.0) | Yes | 0.5 |
| SDP (USB 3.0) | Yes | 0.9 |
| CDP | Yes | 1.5 |
| DCP | No | 1.5 |

Standard Downstream Port (SDP) USB 2.0/USB 3.0

An SDP is a traditional USB port that follows USB 2.0/3.0 protocol and supplies a minimum of 500mA/900mA per port. USB 2.0/3.0 communications is supported, and the host controller must be active to allow charging. TPS2546 supports SDP mode in system power state S0 when system is completely powered ON and fully operational. For more details on control pin (CTL1-CTL3) settings to program this state please refer to device truth table.

Charging Downstream Port (CDP)

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5A per port. It provides power and meets USB 2.0 requirements for device enumeration. USB 2.0 communications is supported, and the host controller must be active to allow charging. What separates a CDP from an SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.

The CDP hand-shaking process is done in two steps. During step one the portable equipment outputs a nominal 0.6V output on its D+ line and reads the voltage input on its D- line. The portable device concludes it is connected to an SDP if the voltage is less than the nominal data detect voltage of 0.3V. The portable device concludes that it is connected to a Charging Port if the D- voltage is greater than the nominal data detect voltage of 0.3V and optionally less than 0.8V.

The second step is necessary for portable equipment to determine if it is connected to CDP or DCP. The portable device outputs a nominal 0.6V output on its D- line and reads the voltage input on its D+ line. The portable device concludes it is connected to a CDP if the data line being read remains less than the nominal data detect voltage of 0.3V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data detect voltage of 0.3V.

TPS2546 supports CDP mode in system power state S0 when system is completely powered ON and fully operational. For more details on control pin (CTL1-CTL3) settings to program this state please refer to device truth table.

Dedicated Charging Port (DCP)

A DCP only provides power but does not support data connection to an upstream port. As shown in following sections, a DCP is identified by the electrical characteristics of its data lines. The TPS2546 emulates DCP in two charging states, namely DCP Forced and DCP Auto as shown in Figure 32. In DCP Forced state the device will support one of the two DCP charging schemes, namely Divider1 or Shorted. In the DCP Auto state, the device charge detection state machine is activated to selectively implement charging schemes involved with the Shorted, Divider1, Divider2, and 1.2V modes. Shorted DCP mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, while the Divider and 1.2V modes are employed to charge devices that do not comply with BC1.2 DCP standard.

DCP BC1.2 and YD/T 1591-2009

Both standards define that the D+ and D- data lines should be shorted together with a maximum series impedance of 200 Ω. This is shown in Figure 28.




Figure 28. DCP Supporting BC1.2/YD/T 1591-2009

DCP Divider Charging Scheme

There are two Divider charging scheme supported by the device, Divider1 and Divider2 as shown in Figure 29 and Figure 30. In Divider1 charging scheme the device applies 2.0V and 2.7V to D+ and D- data line respectively. This is reversed in Divider2 mode.




Figure 29. DCP Divider1 Charging Scheme




Figure 30. Divider2 Charging Scheme

DCP 1.2V Charging Scheme

1.2V charging scheme is used by some handheld devices to enable fast charging at 2.0A. TPS2546 supports this scheme in the DCP-Auto mode before the device enters BC1.2 shorted mode. To simulate this charging scheme D+/D- lines are shorted and pulled-up to 1.2V for fixed duration then device moves to DCP shorted mode as defined in BC1.2 spec. This is shown in [Figure 31](#)




Figure 31. DCP 1.2V Charging Scheme

DCP Auto Mode

As mentioned above the TPS2546 integrates an auto-detect state machine that supports all the above DCP charging schemes. It starts in Divider1 scheme, however if a BC1.2 or YD/T 1591-2009 compliant device is attached, the TPS2546 responds by discharging OUT, turning back on the power switch and operating in 1.2V mode briefly and then moving to BC1.2 DCP mode. It then stays in that mode until the device releases the data line, in which case it goes back to Divider1 scheme. When a Divider1 compliant device is attached the TPS2546 will stay in Divider1 state.

Also, the TPS2546 will automatically switch between the Divider1 and Divider2 schemes based on charging current drawn by the connected device. Initially the device will set the data lines to Divider1 scheme. If charging current of >750mA is measured by the TPS2546 it switches to Divider2 scheme and test to see if the peripheral device will still charge at a high current. If it does then it stays in Divider2 scheme otherwise it will revert to Divider1 scheme




Figure 32. DCP Auto Mode

DCP Forced Shorted / DCP Forced Divider1

In this mode the device is permanently set to one of the DCP schemes (BC1.2/ YD/T 1591-2009 or Divider1) as commanded by its control pin setting per device truth table.

High-Bandwidth Data Line Switch

The TPS2546 passes the D+ and D- data lines through the device to enable monitoring and handshaking while supporting charging operation. A wide bandwidth signal switch is used, allowing data to pass through the device without corrupting signal integrity. The data line switches are turned on in any of CDP or SDP operating modes. The EN input also needs to be at logic High for the data line switches to be enabled.

NOTE

1. While in CDP mode, the data switches are ON even while CDP handshaking is occurring.
2. The data line switches are OFF if EN or all CTL pins are held low, or if in DCP mode. They are not automatically turned off if the power switch (IN to OUT) is in current limit.
3. The data switches are for USB 2.0 differential pair only. In the case of a USB 3.0 host, the super speed differential pairs must be routed directly to the USB connector without passing through the TPS2546.
4. Data switches are OFF during OUT (VBUS) discharge

Device Operation

Please refer to the simplified device state diagram in [Figure 33](#). Power-on-reset (POR) holds device in initial state while output is held in discharge mode. Any POR event will take the device back to initial state. After POR clears, device goes to the next state depending on the CTL lines as shown in [Figure 33](#).




Figure 33. TPS2546 Charging States

Output Discharge

To allow a charging port to renegotiate current with a portable device, TPS2546 uses the OUT discharge function. It proceeds by turning off the power switch while discharging OUT, then turning back on the power switch to reassert the OUT voltage. This discharge function is automatically applied as shown in device state diagram.

Wake on USB Feature (Mouse/Keyboard Wake Feature)

USB 2.0 Background Information

The TPS2546 data lines interface with USB 2.0 devices. USB 2.0 defines three types of devices according to data rate. These devices and their characteristics relevant to TPS2546 Wake on USB operation are shown below

Low-speed USB devices

- 1.5 Mb/s
- Wired mice and keyboards are examples
- No devices that need battery charging
- All signaling performed at 2.0V and 0.8V hi/lo logic levels
- D- high to signal connect and when placed into suspend
- D- high when not transmitting data packets

Full-speed USB devices

- 12 Mb/s
- Wireless mice and keyboards are examples
- Legacy phones and music players are examples
- Some legacy devices that need battery charging
- All signaling performed at 2.0V and 0.8V hi/lo logic levels
- D+ high to signal connect and when placed into suspend
- D+ high when not transmitting data packets

High-speed USB devices

- 480 Mb/s
- Tablets, phones and music players are examples
- Many devices that need battery charging
- Connect and suspend signaling performed at 2.0V and 0.8V hi/lo logic levels
- Data packet signaling performed a logic levels below 0.8V
- D+ high to signal connect and when placed into suspend (same as a full-speed device)
- D+ and D- low when not transmitting data packets

Wake On USB

Wake on USB is the ability of a wake configured USB device to wake a computer system from its S3 sleep state back to its S0 working state. Wake on USB requires the data lines to be connected to the system USB host before the system is placed into its S3 sleep state and remain continuously connected until they are used to wake the system.

The TPS2546 supports low and high speed HID (human interface device like mouse/key board) wake function. There are two scenarios under which wake on mouse are supported by the TPS2546. The specific CTL pin changes that the TPS2546 will override are shown below. The information is presented as CTL1, CTL2, CTL3. The ILIM_SEL pin plays no role

1. 111 (CDP/SDP2) to 011 (DCP-Auto)
2. 010 (SDP1) to 011 (DCP-Auto)

Note that the 110 (SDP1) to 011 (DCP-Auto) transition is not supported. This is done for practical reasons since the transition involves changes to two CTL pins. Depending on which CTL pin changes first, the device will see either a temporary 111 or 010 command. The 010 command is safe but the 111 command will cause an OUT discharge as the TPS2546 will instead proceed to the 111 state.

USB Slow-Speed / Full-Speed Device Recognition

TPS2546 is capable of detecting LS or FS device attachment when TPS2546 is in SDP or CDP mode. Per USB spec when no device is attached, the D+ and D- lines are near ground level. When a low speed compliant device is attached to the TPS2546 charging port, D- line will be pulled high in its idle state (mouse/keyboard not activated). However when a FS device is attached the opposite is true in its idle state, i.e. D+ is pulled high and D- remains at ground level.

TPS2546 monitors both D+ and D- lines while CTL pin settings are in CDP or SDP mode to detect LS or FS HID device attachment. To support HID sleep wake, TPS2546 must first determine that it is attached to a LS or FS device when system is in S0 power state. TPS2546 does this as described above. While supporting a LS HID wake is straight forward, supporting FS HID requires making a distinction between a FS and a HS device. This is because a high speed device will always present itself initially as a full speed device (by a 1.5K pull up resistor on D+). The negotiation for high speed then makes the distinction whereby the 1.5K pull up resistor gets removed.

TPS2546 handles the distinction between a FS and HS device at connect by memorizing if the D+ line goes low after connect. A HS device after connect will always undergo negotiation for HS which will require the 1.5K Ω resistor pull-up on D+ to be removed. To memorize a FS device, TPS2546 requires the device to remain connected for at least 60 sec while system is in S0 mode before placing it in sleep or S3 mode. *If system is placed in sleep mode earlier than the 60 sec window, a FS device may not get recognized and hence could fail to wake system from S3.* This requirement does not apply for LS device.

No CTL Pin Timing Requirement After Wake Event and Transition from S3 to S0

Unlike the TPS2543, there is no CTL pin timing requirement for the TPS2546 when the wake configured USB device wakes the system from S3 back to S0. The TPS2543 requires the CTL pins to transition from the DCP-Auto setting back to the SDP/CDP setting within 64ms of the attached USB device signaling a wake event (e.g. mouse clicked or keyboard key pressed). No such timing condition exists for the TPS2546.

Device Truth Table (TT)

Device TT lists all valid bias combinations for the three control pins CTL1-3 and ILIM_SEL pin and their corresponding charging mode. It is important to note that the TT *purposely* omits matching charging modes of the TPS2546 with global power states (S0-S5) as device is agnostic to system power states. The TPS2546 monitors its CTL inputs and will transition to whatever charging state it is commanded to go to (except when LS/FS HID device is detected). For example if sleep charging is desired when system is in standby or hibernate state then user must set TPS2546 CTL pins to correspond to DCP_Auto charging mode per below table. When system is put back to operation mode then set control pins to correspond to SDP or CDP mode and so on.

Table 2. Truth Table

| CTL1 | CTL2 | CTL3 | ILIM_SEL | MODE | CURRENT LIMIT SETTING | STATUS OUTPUT (Active low) | COMMENT |
|------|------|------|----------|---------------------|---------------------------------------|---------------------------------|---|
| 0 | 0 | 0 | 0 | Discharge | NA | OFF | OUT held low |
| 0 | 0 | 0 | 1 | Discharge | NA | OFF | |
| 0 | 0 | 1 | 0 | DCP_Auto | ILIM_HI | OFF | Data Lines Disconnected |
| 0 | 0 | 1 | 1 | DCP_Auto | I_{OS_PW} & ILIM_HI ⁽¹⁾ | DCP load present ⁽²⁾ | Data Lines Disconnected and Load Detect Function Active |
| 0 | 1 | 0 | 0 | SDP1 | ILIM_LO | OFF | Data Lines connected |
| 0 | 1 | 0 | 1 | SDP1 | ILIM_HI | OFF | |
| 0 | 1 | 1 | 0 | DCP_Auto | ILIM_HI | OFF | Data Lines Disconnected |
| 0 | 1 | 1 | 1 | DCP_Auto | ILIM_HI | DCP load present ⁽³⁾ | Data Lines Disconnected and Load Detect Function Active |
| 1 | 0 | 0 | 0 | DCP_Shorted | ILIM_LO | OFF | Device Forced to stay in DCP BC1.2 charging mode |
| 1 | 0 | 0 | 1 | DCP_Shorted | ILIM_HI | OFF | |
| 1 | 0 | 1 | 0 | DCP / Divider1 | ILIM_LO | OFF | Device Forced to stay in DCP Divider1 Charging Mode |
| 1 | 0 | 1 | 1 | DCP / Divider1 | ILIM_HI | OFF | |
| 1 | 1 | 0 | 0 | SDP1 | ILIM_LO | OFF | Data Lines Connected |
| 1 | 1 | 0 | 1 | SDP1 | ILIM_HI | OFF | |
| 1 | 1 | 1 | 0 | SDP2 ⁽⁴⁾ | ILIM_LO | OFF | |
| 1 | 1 | 1 | 1 | CDP ⁽⁴⁾ | ILIM_HI | CDP load present ⁽⁵⁾ | |

(1) TPS2546 : Current limit (I_{OS}) is automatically switched between I_{OS_PW} and the value set by ILIM_HI according to the Load Detect – Power Wake functionality.

(2) DCP Load present governed by the “Load Detection – Power Wake” limits.

(3) DCP Load present governed by the “Load Detection – Non Power Wake” limits.

(4) No OUT discharge when changing between 1111 and 1110.

(5) CDP Load present governed by the “Load Detection – Non Power Wake” limits and BC1.2 primary detection.

Table 3 can be used as an *aid* to program the TPS2546 per system states however not restricted to below settings only.

Table 3. Control Pin Settings Matched to System Power States

| SYSTEM GLOBAL POWER STATE | TPS2546 CHARGING MODE | CTL1 | CTL2 | CTL3 | ILIM_SEL | CURRENT LIMIT SETTING |
|---------------------------|---|------|------|------|----------|-----------------------|
| S0 | SDP1 | 1 | 1 | 0 | 1 or 0 | ILIM_HI / ILIM_LO |
| S0 | SDP2, no discharge to / from CDP | 1 | 1 | 1 | 0 | ILIM_LO |
| S0 | CDP, load detection with ILIM_LO + 60mA thresholds or if a BC1.2 primary detection occurs | 1 | 1 | 1 | 1 | ILIM_HI |
| S4/S5 | Auto mode, load detection with power wake thresholds | 0 | 0 | 1 | 1 | ILIM_HI |
| S3/S4/S5 | Auto mode, no load detection | 0 | 0 | 1 | 0 | ILIM_HI |
| S3 | Auto mode, keyboard/mouse wake up, load detection with ILIM_LO + 60 mA thresholds | 0 | 1 | 1 | 1 | ILIM_HI |
| S3 | Auto mode, keyboard/mouse wake-up, no load detection | 0 | 1 | 1 | 0 | ILIM_HI |
| S3 | SDP1, keyboard/mouse wake-up | 0 | 1 | 0 | 1 or 0 | ILIM_HI / ILIM_LO |

Load Detect

TPS2546 offers system designers unique power management strategy not available in the industry from similar devices. There are two power management schemes supported by the TPS2546 via the STATUS pin, they are:

1. Power Wake (PW)
2. Port Power Management (PPM)

Either feature may be implemented in a system depending on power savings goals for the system. In general Power Wake feature is used mainly in mobile systems like a notebook where it is imperative to save battery power when system is in deep sleep (S4/S5) state. On the other hand Port Power Management feature would be implemented where multiple charging ports are supported in the same system and system power rating is not capable of supporting high current charging on multiple ports *simultaneously*.

Power Wake


Goal of power wake feature is to save system power when system is in S4/S5 state. In S4/S5 state system is in deep sleep and typically running on the battery; so every “mW” in system power savings will translate to extending battery life. In this state the TPS2546 will monitor charging current at the OUT pin and provide a mechanism via the STATUS pin to switch out the high power DC-DC controller and switch in a low power LDO when charging current requirement is <45mA (typ). This would be the case when no peripheral device is connected at the charging port or if a device has attained its full battery charge and draws <45mA. Power wake flow chart and description is shown in Figure 34.

Load being Charged

- TPS2546 is asserting power wake
- System power is at its full capability
- Load can charge at high current
- TPS2546 monitors port to detect when charging load is done charging or removed

Charging Load Detected

- TPS2546 is asserting power wake
- System power turns on to its full power state
- Load Vbus is held low for 2s to give the power system time to turn on before the load tries to pull charging current again



Charging Load Not Detected.

- TPS2546 is not asserting power wake. System power is in a low power state to save energy.
- TPS2546 monitors port to detect when charging load is attached and tries to charge

Figure 34. Power Wake Flow Chart

Implementing Power Wake in Notebook System

An implementation of power wake in notebook platforms with the TPS2546 is shown in Figure 35-37. Power wake function is used to select between a high power DC-DC converter and low power LDO (100mA) based on charging requirements. System power saving is achieved when under no charging conditions (the connected device is fully charged or no device is connected) the DC-DC converter is turned-off (to save power since it is less efficient in low power operating region) and the low power LDO supplies standby power to the charging port.

Power wake is activated in S4/S5 mode (0011 setting, see device truth table), TPS2546 is charging connected device as shown in Figure 35, STATUS is pulled LO (Case 1) which switches-out the LDO and switches-in the DC-DC converter to handle high current charging.




Figure 35. Case 1: System in S4/S5, Device Charging

As shown in Case 2A and Case 2B, when connected device is fully charged or gets disconnected from the charging port, the charging current will fall. If charging current falls to <45mA and stays below this threshold for over 15s, TPS2546 automatically sets a 55mA internal current limit and STATUS is de-asserted (pulled HI). As shown in Case 2A and Case 2B. This results in DC-DC converter turning off and the LDO turning on. Current limit of 55 mA is set to prevent the low power LDO output voltage from collapsing in case there is a spike in current draw due to device attachment or other activity such as display panel LED turning ON in connected device.

Following Power Wake flow chart (Figure 34) when a device is attached and draws >55 mA of charging current the TPS2546 will hit its internal current limit. This will trigger the device to assert STATUS (LO) and turn on the DC-DC converter and turn off the LDO. TPS2546 will discharge OUT for >2s (typ) to allow the main power supply to turn on. After the discharge the device will turn back on with current limit set by ILIM_HI (Case 1)




Figure 36. Case 2A: System in S4/S5, No Device Attached




Figure 37. Case 2B: System in S4/S5, Attached Device Fully Charged

Port Power Management (PPM)

PPM is the intelligent and dynamic allocation of power. It is for systems that have multiple charging ports but cannot power them all simultaneously. Goal of this feature are:

1. Enhances user experience since user does not have to search for charging port
2. Power supply only has to be designed for a reasonable charging load

Initially all ports are allowed to broadcast high current charging, charging current limit is based on ILIM_HI resistor setting. System monitors $\overline{\text{STATUS}}$ to see when high current loads are present. Once allowed number of ports assert $\overline{\text{STATUS}}$, remaining ports are toggled to a non-charging port. Non-charging ports are SDP ports with current limit based on ILIM_LO. TPS2546 allows for a system to toggle between charging and non-charging ports either with an OUT discharge or without an OUT discharge.

Benefits of PPM

- Delivers better user experience
- Prevents overloading of system's power supply
- Allows for dynamic power limits based on system state
- Allows every port to potentially be a high power charging port
- Allows for smaller power supply capacity since the loading is controlled

PPM Details

All ports are allowed to broadcast high current charging – CDP or DCP. Current limit is based on ILIM_HI and system monitors $\overline{\text{STATUS}}$ pin to see when high current loads are present. Once allowed number of ports assert $\overline{\text{STATUS}}$, remaining ports are toggled to a SDP non-charging port. SDP current limit is based on ILIM_LO setting. SDP ports are automatically toggled back to CDP or DCP mode when a charging port de-asserts $\overline{\text{STATUS}}$.

Based on CTL settings there is a provision for a port to toggle between charging and non-charging ports either with a Vbus discharge or without a Vbus discharge. For example when a port is in SDP2 mode (1110) and its ILIM_SEL pin is toggled to 1 due to another port releasing its high current requirements. The SDP2 port will automatically revert to CDP mode (1111) without a discharge event. This is desirable if this port was connected to a media device where it was syncing data from the SDP2 port; a discharge event would mess-up the syncing activity on the port and cause user confusion.

$\overline{\text{STATUS}}$ trip point is based on the programmable ILIM_LO current limit set point. This does not mean $\overline{\text{STATUS}}$ is a current limit – the port itself is using the ILIM_HI current limit. Since ILIM_LO defines the current limit for a SDP port, it works well to use the ILIM_LO value to define a high current load. $\overline{\text{STATUS}}$ asserts in CDP and DCP when load current is above $\text{ILIM_LO} + 60\text{mA}$ for 200 ms. $\overline{\text{STATUS}}$ also asserts in CDP when an attached device does a BC1.2 primary detection. $\overline{\text{STATUS}}$ de-asserts in CDP and DCP when load current is below $\text{ILIM_LO} + 10\text{mA}$ for 3s.

Implementing PPM in a System with Two Charging Ports

Figure 38 shows implementation of two charging ports, each with its own TPS2546. In this example 5V power supply for the two charging ports is rated at < 3A or <15W max. Both devices have R_{LIM} chosen to correspond to the low (0.9A) and high (1.5A) current limit setting for the port. In this implementation the system can support only one of the two ports at 1.5A charging current while the other port is set to SDP mode and I_{LIMIT} corresponding to 0.9A.




Figure 38. Implementing Port Power Management in a System Supporting Two Charging Ports

CDP/SDP Auto Switch

TPS2546 is equipped with a CDP/SDP auto-switch feature to support some popular phones in the market that are not compliant to the BC1.2 specification, as they fail to establish data connection in CDP mode. These phones use primary detection (used to distinguish between an SDP and different types of Charging Ports) to only identify ports as SDP (data / no charge) or DCP (no data / charge). They do not recognize CDP (data /charge) ports. When connected to a CDP port, these phones classify the port as a DCP and will only charge. Since charging ports are configured as CDP when the computer is in S0, users do not get the expected data connection. See Figure 39




Figure 39. CDP/SDP Auto

To remedy this problem TPS2546 employs a CDP/SDP Auto Switch scheme to ensure these BC1.2 non-compliant phones will establish data connection by following below steps:

- The TPS2546 will determine when a non-compliant phone has wrongly classified a CDP port as a DCP port and has not made a data connection
- The TPS2546 will then automatically do a OUT (VBUS) discharge and reconfigure the port as an SDP
- This allows the phone to discover it is now connected to an SDP and establish a data connection
- The TPS2546 will then switch automatically back to CDP without doing an OUT (VBUS) discharge
- The phone will continue to operate like it is connected to a SDP since OUT (VBUS) was not interrupted
- The port is now ready in CDP if a new device is attached

Over-Current Protection

When an over-current condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before VIN has been applied. The TPS2546 senses the short and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for nominally one to two microseconds before the current-limit circuit can react. The device operates in constant-current mode after the current-limit circuit has responded. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting. The device will remain off until the junction temperature cools approximately 20°C and will then re-start. The device will continue to cycle on/off until the over-current condition is removed.

Current-Limit Settings

The TPS2546 has two independent current limit settings that are each programmed externally with a resistor. The ILIM_HI setting is programmed with R_{ILIM_HI} connected between ILIM_HI and GND. The ILIM_LO setting is programmed with R_{ILIM_LO} connected between ILIM_LO and GND. Consult the Device Truth Table (Table 2) to see when each current limit is used. Both settings have the same relation between the current limit and the programming resistor.

R_{ILIM_LO} is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:

1. ILIM_SEL is always set high
2. Load Detection - Port Power Management is not used

The following equation programs the typical current limit:

$$I_{OS_typ} (mA) = \frac{50,250}{R_{ILIM_XX} (k\Omega)} \quad (1)$$

R_{ILIM_XX} corresponds to either R_{ILIM_HI} or R_{ILIM_LO} as appropriate.




Figure 40.

Many applications require that the current limit meet specific tolerance limits. When designing to these tolerance limits, both the tolerance of the TPS2546 current limit and the tolerance of the external programming resistor must be taken into account. The following equations approximate the TPS2546 minimum / maximum current limits to within a few mA and are appropriate for design purposes. The equations do not constitute part of TI's published device specifications for purposes of TI's product warranty. These equations assume an ideal - no variation - external programming resistor. To take resistor tolerance into account, first determine the minimum / maximum resistor values based on its tolerance specifications and use these values in the equations. Because of the inverse relation between the current limit and the programming resistor, use the maximum resistor value in the I_{OS_min} equation and the minimum resistor value in the I_{OS_max} equation.

$$I_{OS_min} (mA) = \frac{45,271}{(R_{ILIM_XX}(k\Omega))^{0.98437}} - 30 \tag{2}$$

$$I_{OS_max} (mA) = \frac{55,325}{(R_{ILIM_XX}(k\Omega))^{1.0139}} + 30 \tag{3}$$




Figure 41.




Figure 42.

The traces routing the R_{ILIM_XX} resistors should be a sufficiently low resistance as to not affect the current-limit accuracy. The ground connection for the R_{ILIM_XX} resistors is also very important. The resistors need to reference back to the TPS2546 GND pin. Follow normal board layout practices to ensure that current flow from other parts of the board does not impact the ground potential between the resistors and the TPS2546 GND pin.

FAULT Response

The \overline{FAULT} open-drain output is asserted (active low) during an over-temperature or current limit condition. The output remains asserted until the fault condition is removed. The TPS2546 is designed to eliminate false \overline{FAULT} reporting by using an internal deglitch circuit for current limit conditions without the need for external circuitry. This ensures that \overline{FAULT} is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. Over-temperature conditions are not deglitched and assert the \overline{FAULT} signal immediately.

Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted oscillations on the output due to input voltage drop from large current surges.

Thermal Sense

The TPS2546 protects itself with two independent thermal sensing circuits that monitor the operating temperature of the power distribution switch and disables operation if the temperature exceeds recommended operating conditions. The device operates in constant-current mode during an over-current condition, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, so the junction temperature rises during an over-current condition. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C and the part is in current limit. The second thermal sensor turns off the power switch when the die temperature exceeds 155°C regardless of whether the power switch is in current limit. Hysteresis is built into both thermal sensors, and the switch turns on after the device has cooled by approximately 20°C. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output $\overline{\text{FAULT}}$ is asserted (active low) during an over-temperature shutdown condition.

REVISION HISTORY

| Changes from Original (February 2013) to Revision A | Page |
|---|------|
| <ul style="list-style-type: none"> Changed the device From: Preview To: Production | 1 |

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS2546RTER | ACTIVE | WQFN | RTE | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 2546 | Samples |
| TPS2546RTET | ACTIVE | WQFN | RTE | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 2546 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2546 :

- Automotive: [TPS2546-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS2546RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS2546RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS2546RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS2546RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.5 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS2546RTER | WQFN | RTE | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| TPS2546RTER | WQFN | RTE | 16 | 3000 | 338.0 | 355.0 | 50.0 |
| TPS2546RTET | WQFN | RTE | 16 | 250 | 210.0 | 185.0 | 35.0 |
| TPS2546RTET | WQFN | RTE | 16 | 250 | 338.0 | 355.0 | 50.0 |

MECHANICAL DATA

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4205254/D 01/11


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 -  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206446-8/R 10/14

NOTE: A. All linear dimensions are in millimeters

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype [ameyasales1](#) [ameyasales2](#)

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com