





SLLSE71 - SEPTEMBER 2011

HIGH SPEED, TRIPLE DIGITAL ISOLATORS

Check for Samples: ISO7230C-Q1, ISO7231C-Q1

FEATURES

- **Qualified for Automotive Applications**
- 25 and 150-Mbps Signaling Rate Options
 - Low Channel-to-Channel Output Skew
 - Low Pulse-Width Distortion (PWD)
 - Low Jitter Content; 1 ns Typ at 150 Mbps
- Typical 25-Year Life at Rated Working Voltage (See Application Note SLLA197 and Figure 14)
- 4000-V_{peak} Isolation, 560-V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IE 61010-1, IEC 60950-1 and CSA Approved
- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies

- **High Electromagnetic Immunity** (See Application Note SLLA181)
- -40°C to 125°C Operating Range

DESCRIPTION


The ISO7230C-Q1 and ISO7231C-Q1 are triple-channel digital isolators each with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by TI's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7230C-Q1 triple-channel device has all three channels in the same direction while the ISO7231C-Q1 has two channels in one direction and one channel in opposition. These devices have an active-high output enable that when driven to a low level, places the output in a high-impedance state.

The ISO7230C-Q1 and ISO7231C-Q1 have TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

In each device, a periodic update pulse is sent across the isolation barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (Contact TI for a logic low failsafe option).

These devices require two supply voltages of 3.3-V, 5-V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS. These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

16 □ V_{CC2}

15 □ GND2

11 □ NC

-10॑⊐□ EN₂

9 <u></u> GND2







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTION DIAGRAM




Table 1. Device Function Table ISO723xC-Q1 (1)

INPUT V _{CC}	OUTPUT V _{CC}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
DU	DU	L	H or Open	L
PU	PU	Х	L	Z
		Open	H or Open	Н
PD	PU	Х	H or Open	Н
PD	PU	X	L	Z

(1) PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 425°C	SOIC - DW	Dool of 2000	ISO7230CQDWRQ1	PREVIEW
–40°C to 125°C	SOIC - DW	Reel of 2000	ISO7231CQDWRQ1	ISO7231CQ

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.





ABSOLUTE MAXIMUM RATINGS(1)

				VALUE	UNIT
V_{CC}	Supply voltag	e ⁽²⁾ , V _{CC1} , V _{CC2}		-0.5 to 6	V
V_{I}	Voltage at IN	OUT, EN		-0.5 to 6	V
Io	Output current		±15	mA	
		Human Body Model		±4	kV
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	All pins	±1	KV
	alsonarge	Machine Model		±200	V
T_{J}	Γ _J Maximum junction temperature				°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}	3.15		5.5	V
I _{OH}	High-level output current	-4			mA
I _{OL}	Low-level output current			4	mA
t _{ui}	Input pulse width	40			ns
1/t _{ui}	Signaling rate	0	30 ⁽²⁾	25	Mbps
V_{IH}	High-level input voltage (IN) (EN on all devices)	2		V_{CC}	V
V_{IL}	Low-level input voltage (IN) (EN on all devices)	0		0.8	V
T _A	Operating free-air temperature	-40		125	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Typical sigalling rate under ideal conditions at 25°C.

All voltage values are with respect to network ground terminal and are peak voltage values.



ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V $^{(1)}$ OPERATION

	PARAMETER	l	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	CURRENT							
	ISO7230C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		1	3	A	
	13012300-Q1	25 Mbps	EN ₂ at 3 V		7	9.5	mA	
I _{CC1}	10070040 04	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		6.5	11	Л	
	ISO7231C-Q1	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		11	17	mA	
	ISO7230C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		15	22	A	
	1507230C-Q1	25 Mbps	EN ₂ at 3 V		17	24	mA	
I _{CC2}	10070040 04	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		13	20	A	
	ISO7231C-Q1	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		17.5	27	mA	
ELECTR	ICAL CHARACTERISTI	cs						
I _{OFF}	Sleep mode output cu	ırrent	EN at 0 V, Single channel		0		μΑ	
V	High-level output volta	200	I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.8			V	
V _{OH}	nigri-level output voita	age	I _{OH} = -20 μA, See Figure 1	V _{CC} – 0.1				
V	Low lovel output volto		I _{OL} = 4 mA, See Figure 1			0.4	V	
V_{OL}	Low-level output volta	ige	I _{OL} = 20 μA, See Figure 1			0.1	V	
$V_{I(HYS)}$	Input voltage hysteres	sis			150		mV	
I _{IH}	High-level input curre	nt	INI from O V/ to V/			10		
I _{IL}	Low-level input currer	nt	IN from 0 V to V _{CC}	-10			μΑ	
Cı	Input capacitance to g	ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF	
CMTI	Common-mode transi	ent immunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/µs	

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.





SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See Figure 4	18		45	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 1			5	ns
t _{sk(pp)}	Part-to-part skew (2)				8	ns
t _{sk(o)}	Channel-to-channel output skew (3)			0	4	ns
t _r	Output signal rise time	See Figure 4		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	See Figure 2		15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output	-		15	25	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		12		μs

⁽¹⁾ Also referred to as pulse skew.

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽³⁾ t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V⁽¹⁾ OPERATION

	PARAMETE	R	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT		•					•
	ISO7230C-Q1	Quiescent	V V or O.V. All channels no	lood EN at 2 V		1	3	m 1
	1507230C-Q1	25 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₂ at 3 V			7	9.5	mA
I _{CC1}	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no	load, EN ₁ at 3 V,		6.5	11	m 1
	1507231C-Q1	25 Mbps	EN ₂ at 3 V			11	17	mA
	ISO7230C-Q1	Quiescent	V V or O.V. All channels no	lood EN at 2 V		9	15	mA
	1507230C-Q1	25 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no	iloau, Ein ₂ at 3 v		10	17	IIIA
I _{CC2}	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no	load, EN ₁ at 3 V,		8	12	m 1
	1507231C-Q1	25 Mbps	EN ₂ at 3 V	EN ₂ at 3 V		10.5	16	mA
ELECTR	RICAL CHARACTE	RISTICS			·			•
l _{OFF}	Sleep mode outp	out current	EN at 0 V, Single channel			0		μΑ
			ISC	ISO7230C-Q1	$V_{CC} - 0.4$			
V_{OH}	High-level output voltage $I_{OH} = -4$ mA, See Figure 1	ISO7231C-Q1 (5-V side)	V _{CC} – 0.8			V		
			$I_{OH} = -20 \mu A$, See Figure 1		V _{CC} - 0.1			
	l avvilaval avdavd		I _{OL} = 4 mA, See Figure 1				0.4	V
V_{OL}	Low-level output	voitage	I _{OL} = 20 μA, See Figure 1				0.1	V
V _{I(HYS)}	Input voltage hys	steresis				150		mV
I _{IH}	High-level input of	current	IN frame O V/ to V/				10	
I _{IL}	Low-level input c	current	IN from 0 V to V _{CC}		-10			μA
C _I	Input capacitance	e to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode t immunity	ransient	V _I = V _{CC} or 0 V, See Figure 4		25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.





SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay, low-to-high-level output	Con Figure 4	20		50	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			4	ns
t _{sk(pp)}	Part-to-part skew (2)				10	ns
t _{sk(o)}	Channel-to-channel output skew (3)			0	4	ns
t _r	Output signal rise time	Con Figure 4		2	2	
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Can Figure 0		15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		18		μs

⁽¹⁾ Also known as pulse skew

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽³⁾ $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

	PARAMETE	R	TEST CONDITION	S	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT				II.		'	
	ISO7230C-Q1	Quiescent	// // or 0 // All channels no lea	d [N at 2 \/		0.5	1	A
	1507230C-Q1	25 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₂ at 3 V			3	5	mA
I _{CC1}	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no load	d, EN₁ at 3 V,		4.5	7	A
	1507231C-Q1	25 Mbps	EN ₂ at 3 V			6.5	11	mA
	ISO7230C-Q1	Quiescent	// - // or 0 // All channels no less	d EN at 2 V		15	22	mA
	25 Mbps		$v_1 = v_{CC}$ or v , All charmers, no load	$V_{\rm I} = V_{\rm CC}$ or 0 V, All channels, no load, EN ₂ at 3 V		17	24	ША
I _{CC2}	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, All channels, no load	d, EN ₁ at 3 V,		13	20	mA
	1507231C-Q1	25 Mbps	EN ₂ at 3 V	•		17.5	27	27
ELECTR	RICAL CHARACTE	RISTICS						
I _{OFF}	Sleep mode outp	out current	EN at 0 V, Single channel			0		μΑ
			I _{OH} = -4 mA, See Figure 1	ISO7230C-Q1	$V_{CC} - 0.4$			
V_{OH}	High-level output	gh-level output voltage	ISO7231C-Q1 (5-V side)	V _{CC} - 0.8			V	
			$I_{OH} = -20 \mu A$, See Figure 1	·	V _{CC} - 0.1			
V	Low lovel output	voltogo	I _{OL} = 4 mA, See Figure 1				0.4	V
V_{OL}	Low-level output	vollage	I _{OL} = 20 μA, See Figure 1				0.1	V
V _{I(HYS)}	Input voltage hys	steresis				150		mV
I _{IH}	High-level input of	current	INI france O V/ to V/	NV OV V			10	
I _{IL}	Low-level input of	current	IN from 0 V to V _{CC}		-10			μA
Cı	Input capacitance	e to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode t immunity	ransient	V _I = V _{CC} or 0 V, See Figure 4		25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.



SWITCHING CHARACTERISTICS: V_{CC1} at 3.3-V and V_{CC2} at 5-V OPERATION

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	0 5 4	20		51	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			4	ns
t _{sk(pp)}	Part-to-part skew (2)				10	ns
t _{sk(o)}	Channel-to-channel output skew (3)			0	4	ns
t _r	Output signal rise time	Con Figure 4		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Con Figure 0		15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		12		μs

⁽¹⁾ Also known as pulse skew

 $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.





ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 $V^{(1)}$ OPERATION

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					,	
	10070000 04	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		0.5	1	A
	ISO7230C-Q1	25 Mbps	EN ₂ at 3 V		3	5	mA
I _{CC1}	10070040 04	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		4.5	7	A
	ISO7231C-Q1	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		6.5	11	mA
	ISO7230C-Q1	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		9	15	mA
		25 Mbps	EN ₂ at 3 V		10	17	mA
I _{CC2}	10070040 04	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		8	12 16	A
	ISO7231C-Q1	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		10.5		mA
ELECTR	ICAL CHARACTERISTICS	•		•			
I _{OFF}	Sleep mode output current		EN at 0 V, single channel		0		μΑ
\/	High-level output voltage		I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.4			V
V _{OH}	nigri-level output voltage		$I_{OH} = -20 \mu A$, See Figure 1	V _{CC} - 0.1			V
.,	Low lovel output voltage		I _{OL} = 4 mA, See Figure 1			0.4	V
V_{OL}	Low-level output voltage		$I_{OL} = 20 \mu A$, See Figure 1			0.1	V
$V_{I(HYS)}$	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		INI from O V or V			10	
I _{IL}	Low-level input current		IN from 0 V or V _{CC}	-10	0		μA
Cı	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient imm	nunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.




SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Con Figure 4	25		56	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			4	ns
t _{sk(pp)}	Part-to-part skew (2)				10	ns
t _{sk(o)}	Channel-to-channel output skew			0	4	ns
t _r	Output signal rise time	Con Figure 4		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	One Firmer O		15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		18		μs


 ⁽¹⁾ Also referred to as pulse skew.
 (2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.


PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_1 = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform

NSTRUMENTS




PARAMETER MEASUREMENT INFORMATION (continued)



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.


NSTRUMENTS

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



NOTE: PRBS bit pattern run length is 2¹⁶ – 1. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

DEVICE INFORMATION

PACKAGE CHARACTERISTICS


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	8.34			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO} Isolation resistance		Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, T_A < 100°C		>10 ¹²		Ω
		Input to output, $V_{IO} = 500 \text{ V}$, $100^{\circ}\text{C} \le T_{A} \le T_{A} \text{ max}$		>10 ¹¹		Ω
C _{IO}	Barrier capacitance Input to output	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF
C _I	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF

REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40016131	File Number: 220991	File Number: E181974

⁽¹⁾ Production tested ≥ 3000 VRMS for 1 second in accordance with UL 1577.

DEVICE I/O SCHEMATICS



NOTE: Input is assumed to be on $\rm V_{\rm CC1}$ side and Output on $\rm V_{\rm CC2}$ side.

THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	Junction-to-air	Low-K Thermal Resistance ⁽¹⁾		168		°C/W
	Junction-to-all	High-K Thermal Resistance		96.1		C/VV
θ_{JB}	Junction-to-Board Thermal Resistance			61		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			48		°C/W
P_D	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

ISTRUMENTS

TYPICAL CHARACTERISTIC CURVES

ISO7230 C/M RMS SUPPLY CURRENT

SIGNALING RATE 45 T_A = 25°C, 40 Load = 15 pF, All Channels I_{cc} - Supply Current - mA/RMS 35 30 5-V I_{CC2} 3.3-V I_{CC2} 25 3.3-V I_{CC1} 125 75 100 150 Signaling Rate - Mbps

Figure 6.

ISO7231 C/M RMS SUPPLY CURRENT




Figure 7.

PROPAGATION DELAY vs




Figure 8.

INPUT THRESHOLD VOLTAGE vs




Figure 9.

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTIC CURVES (continued)

V_{CC1} FAILSAFE THRESHOLD

vs FREE-AIR TEMPERATURE




Figure 10.

HIGH-LEVEL OUTPUT CURRENT vs





Figure 11.

LOW-LEVEL OUTPUT CURRENT





APPLICATION INFORMATION




Figure 13. Typical ISO7230 Application Circuit

LIFE EXPECTANCY vs WORKING VOLTAGE




Figure 14. Time Dependant Dielectric Breakdown Testing Results



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qtv	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
ISO7231CQDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7231CQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7231C-Q1:

Catalog: ISO7231C





11-Apr-2013

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7231CQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	ckage Type Package Drawing Pins S				Width (mm)	Height (mm)
ISO7231CQDWRQ1	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- F. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com