











SLRS065C - SEPTEMBER 2013-REVISED OCTOBER 2014

DRV8860

DRV8860 8 Channel Serial Interface Low-Side Driver

1 Features

- 8-Channel Protected Low-side Driver
 - Eight NMOS FETs with Overcurrent Protection
 - Integrated Inductive Catch Diodes
 - Serial Interface
 - Open/Short Load Detection
 - Configurable 100% Output Timing
 - Configurable PWM Duty Cycle
- Continuous Current Driving Capability
 - 560 mA (Single Channel on) PW and PWP
 - 200 mA (Oct Channels on) PW
 - 330 mA (Oct Channels on) PWP
 - Support Parallel Configuration
- 8 V to 38 V Supply Voltage Range
- Input Digital Noise Filter for Noise Immunity
- Internal Data Read Back Capability for Reliable Control
- Protection and Diagnostic Features
 - Overcurrent Protection (OCP)
 - Open Load Detection (OL)
 - Overtemperature Shutdown (OTS)
 - Undervoltage Lockout (UVLO)
 - Individual Channel Status Report
 - Fault Condition Alarm

2 Applications

- · Relays, Unipolar Stepper Motors
- Solenoids, Electromagnetic Drivers
- General Low-side Switch Applications

3 Description

The DRV8860 provides an 8-channel low side driver with overcurrent protection and open/shorted load detection. It has built-in diodes to clamp turn-off transients generated by inductive loads, and can be used to drive unipolar stepper motors, DC motors, relays, solenoids, or other loads.

DRV8860PWP can supply up to 330 mA × 8 channel and DRV8860PW can supply up to 200 mA × 8 channel continuous output current. The current driving capability increased with lower PWM duty cycle. A single channel can deliver up to 560 mA continuous output current. Refer to the *Output Current Recommendation* section for details.

A serial interface is provided to control the DRV8860 output drivers, configure internal setting register and read the fault status of each channel. Multiple DRV8860 devices can be daisy-chained together to use a single serial interface. Energizing-time and holding-PWM-Duty cycles are configurable through serial interface as well. These functions allow for cooler running than traditional always-on solutions.


Internal shutdown functions are provided for overcurrent protection, short-circuit protection, undervoltage lockout, and overtemperature. DRV8860 can diagnosis an open load condition. Fault information for each channel can be read out through serial interface and indicated by an external fault pin.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8860	TSSOP (16)	F 00 C 40
	HTSSOP (16)	5.00mm x 6.40mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Schematic








Table of Contents

1	Features 1	8.4 Device Functional Modes
2	Applications 1	8.5 Programming
3	Description 1	8.6 Register Maps
4	Simplified Schematic	9 Application and Implementation 27
5	Revision History2	9.1 Application Information
6	Pin Configuration and Functions 4	9.2 Typical Application27
7	Specifications	10 Power Supply Recommendations 29
•	7.1 Absolute Maximum Ratings	10.1 Power Supply and Logic Sequencing
	7.2 Handling Ratings	11 Layout 30
	7.3 Recommended Operating Conditions	11.1 Layout Guidelines
	7.4 Thermal Information	11.2 Layout Example 30
	7.5 Electrical Characteristics 6	11.3 Thermal Consideration31
	7.6 Timing Requirements 6	12 Device and Documentation Support 32
	7.7 Typical Characteristics	12.1 Trademarks32
8	Detailed Description 7	12.2 Electrostatic Discharge Caution
•	8.1 Overview	12.3 Glossary32
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable
	8.3 Feature Description9	Information

5 Revision HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	nanges from Revision B (July 2014) to Revision C	Page
•	Added caption to Figure 7	13
•	Added caption to Figure 8	13
•	Moved the Serial Control Interface information into the Programming section of the datasheet	15
•	Moved the Register Maps information into the Detailed Description section of the datasheet	26
•	Changed Figure 35 from a black background to a white background	28
•	Added caption to Figure 37	30
•	Changed title From: Thermal Information To: Thermal Consideration	31

С	hanges from Revision A (November 2013) to Revision B	Page
•	Added Feature: Serial Interface	1
•	Changed the Features list for: Continuous Current Driving Capability	1
•	Deleted Features: Programmable Current Profile	1
•	Updated the Application List	1
•	Changed Description sentence From: These functions allow for lower temperature operation rather than traditional always-on solutions. To: These functions allow for cooler running than traditional always-on solutions	1
•	Added the Handling Ratings table	5
•	Changed the MIN value for VM in the Recommended Operating Conditions table From: 8.2 V To: 8 V	5
•	Added HTTSSOP (PWP) to the Thermal Information table	5
•	Changed V _{IL} From: MIN = - To: 0 V, TYP = 0.6 V To: -	6
•	Changed V _{IH} From: MIN = 2 V To: 1.5 V, MAX = - To: 5.3 V	6
•	Changed V _{HYS} From: MIN = - To: 100 mV, TYP = 0.45 V To:	6
•	Added the Timing Requirements table	6
•	Added the Overview section	<mark>7</mark>
•	Changed the description of the Recommended Output Current section	9




wv	Deleted the Example Output Configuration section. Changed the Serial Control Interface description text anges from Original (September 2013) to Revision A Added Features: Programmable Current Profile	SO65C - SEPTEMBER 2013-REVISED OCTOBER 2014
•	Deleted the Example Output Configuration section.	11
•	Changed the Serial Control Interface description text	
Cł	hanges from Original (September 2013) to Revision A	Page
Cł	,	<u>_</u>




6 Pin Configuration and Functions

PW (TSSOP) PACKAGE (TOP VIEW)



PWP (HTSSOP) PACKAGE (TOP VIEW)



Pin Functions

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS		
GND	5	_	Device ground	All pins must be connected to ground		
VM	1	_	Motor power supply	Connect to motor supply voltage. Bypass to GND with a 0.1 μ F ceramic capacitor plus a 10 μ F electrolytic capacitor.		
ENABLE	8	I	Output stage enable control input	Logic high to enable outputs, logic low to disable outputs. Internal logic and registers can be read and written to when ENABLE is logic low. Internal pulldown.		
LATCH	4	I	Serial latch signal	Refer to serial communication waveforms. Internal pulldown.		
CLK	3	I	Serial clock input	Rising edge clocks data into part for write operations. Falling edge clocks data out of part for read operations. Internal pulldown.		
DIN	2	I	Serial data input	Serial data input from controller. Internal pulldown.		
DOUT	6	0	Serial data output	Serial data output to controller. Open-drain output with internal pullup.		
nFAULT	7	OD	Fault	Logic low when in fault condition. Open-drain output requires external pullup. Faults: OCP, OL, OTS, UVLO		
OUT1	16	0	Low-side output 1	NFET output driver. Connect external load between this pin and VM		
OUT2	15	0	Low-side output 2	NFET output driver. Connect external load between this pin and VM		
OUT3	14	0	Low-side output 3	NFET output driver. Connect external load between this pin and VM		
OUT4	13	0	Low-side output 4	NFET output driver. Connect external load between this pin and VM		
OUT5	12	0	Low-side output 5	NFET output driver. Connect external load between this pin and VM		
OUT6	11	0	Low-side output 6	NFET output driver. Connect external load between this pin and VM		
OUT7	10	0	Low-side output 7	NFET output driver. Connect external load between this pin and VM		
OUT8	9	0	Low-side output 8	NFET output driver. Connect external load between this pin and VM		

(1) Directions: I = input, O = output, OD = open-drain output

Table 1. External Components

COMPONENT	DMPONENT PIN 1 PIN 2 RECOMMENDED		RECOMMENDED
0	VM	GND	0.1 μF ceramic capacitor rated for VM
C _(VM1)	VIVI	GND	10 μF electrolytic capacitor rated for VM
R _(nFAULT)	R _(nFAULT) V3P3 ⁽¹⁾ nFAULT		> 4.7 kΩ

(1) V3P3 is not a pin on the DRV8860, but a V3P3 supply voltage pullup is required for open-drain output nFAULT.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
Power supply voltage range	VM	-0.3	40	V
Digital input pin current range	ENABLE, LATCH, CLK, DIN	0	20	mA
Digital output pin voltage range	DOUT, nFAULT	-0.5	7	V
Digital output pin current	DOUT, nFAULT	-0.5	7	V
Output voltage range	OUTx	-0.3	40	V
Output current range	OUTx	Internally	limited	А
Operating virtual junction temperate	Operating virtual junction temperature range, T _J		150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	ge	-60	150	°C
.,	E	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2	2	kV
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-500	500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM N	AX	UNIT
VM	Motor power supply voltage range	8		38	V
I _{OUT}	Low-side driver current capability			560	mA
T _A	Operating ambient temperature range	-40		85	°C

7.4 Thermal Information⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	THERMAL METRIC		HTSSOP	LINUT
	THERMAL METRIC	PW (16 PINS)	PWP (16 PINS)	UNIT
Θ_{JA}	Junction-to-ambient thermal resistance	103	40.9	
$R_{\theta JC(TOP)}$	Junction-to-case (top) thermal resistance	37.9	28.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	48	23.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3	0.9	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	47.4	23.0	
$R_{\theta JC(BOTTOM)}$	Junction-to-case (bottom) thermal resistance	N/A	3.0	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ Power dissipation and thermal limits must be observed

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 $T_A = 25$ °C, over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES					
I _(VM)	VM operating supply current	VM = 24 V		3		mA
V _(UVLO)	VM undervoltage lockout voltage	VM rising			8.2	V
LOGIC-L	EVEL INPUTS (DIN, CLK, LATCH, ENA	BLE)				
V_{IL}	Input low voltage		0		0.7	V
V_{IH}	Input high voltage		1.5		5.3	V
V_{HYS}	Input hysteresis		100			mV
I _{IL}	Input low current	V _{IN} = 0	-20		20	μΑ
I _{IH}	Input high current	$V_{IN} = 3.3 \text{ V}$			100	μΑ
R_{PD}	Input pulldown resistance			100		kΩ
nFAULT	, DOUT OUTPUTS (OPEN-DRAIN OUTF	PUTS)				
V_{OL}	Output low voltage	$I_O = 5 \text{ mA}$			0.5	V
I_{OH}	Output high leakage current	$V_O = 3.3 V$, nFAULT	-1		1	μΑ
R _{PU}	Input pullup resistance	DOUT only (Pull up to internal 5.7 V)		1.4		kΩ
LOW-SIE	DE FET DRIVERS					
D	FET on resistance	$VM = 24 V$, $I_O = 150 mA$, $T_J = 25^{\circ}C$		1.5		Ω
R _{ds(on)}	TET Off resistance	$VM = 24 V$, $I_O = 150 mA$, $T_J = 85$ °C		1.8		
I _{OFF}	Off-state leakage current	VM = 24 V, T _J = 25°C	0	30		μΑ
HIGH-SII	DE FREE-WHEELING DIODES					
V_{F}	Diode forward voltage	$VM = 2 \text{ 4V}, I_O = 150 \text{ mA}, T_J = 25^{\circ}\text{C}$		0.9		V
PROTEC	CTION CIRCUITS					
I _{OCP}	Overcurrent protection trip level	Each channel separately monitored		620		mA
I_{OL}	Open load detect pull-down current	Each channel separately monitored		30		μΑ
V_{OL}	Open load detect threshold voltage	Each channel separately monitored		1.2		V
T_{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C
T _{HYS}	Thermal shutdown hysteresis	Die temperature		35		°C
PWM CH	OPPING FREQUENCY					
		Duty cycle is > 25%	45	50	55	
f_{PWM}	PWM chopping frequency	Duty cycle is 25%	22	25	28	kHz
		Duty cycle is 12.5%	11	12.5	14	

7.6 Timing Requirements

	<u> </u>					
			MIN	TYP	MAX	UNIT
t _{PD}	Propagation delay	STEP to current change			150	ns
t _R	Rise time	1 450 mA \/M 24\/ registive land	50		300	ns
t _F	Fall time	I _O = 150 mA, VM = 24 V, resistive load	50		300	ns
t _{OCP}	Overcurrent protection deglitch time	VM = 24 V	2.7	3.5	3.85	μs
t _{OL}	Open load detect deglitch time	Each channel separately monitored	14	17	20	μs



7.7 Typical Characteristics



8 Detailed Description

8.1 Overview

The DRV8860 is an integrated 8-channel low side driver with overcurrent protection and open/short detection. It has built-in diodes to clamp turn-off transients generated by inductive loads, and can be used to drive unipolar stepper motors, DC motors, relays, solenoids, or other loads.


DRV8860 can supply up to 200 mA x 8 channel continuous output current. The current driving capability increases with lower PWM duty cycle. A single channel can deliver up to 560 mA continuous output current. Refer to the current capability table for details.

A serial interface is provided to control the DRV8860 output drivers, configure internal register settings, and read the fault status of each channel. Multiple DRV8860 devices can be daisy-chained together to use a single serial interface. Energizing-time and holding-PWM-duty cycle are configurable through the serial interface as well. These functions allow for cooler running than traditional always-on solutions.

Internal shutdown functions are provided for overcurrent protection, short-circuit protection, unde voltage lockout and over temperature. DRV8860 can diagnosis an open load condition. Fault information for each channel can be read out through serial interface and is indicated by an external fault pin.



8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Recommended Output Current

DRV8860 current capability will depend on several system application parameters such as system ambient temperature, maximum case temperature, and overall output duty cycle. The PWP package provides a better heatsinking capability through the PowerPAD™; and therefore, is cable of driving higher output current or operating at a slightly lower temperature than the device in PW package.

OUTPUT CURRENT RECOMMENDATION (PW PACKAGE) T _A = 25°C								
CONFIGURATION	OUTPUT CURRENT CAPACITY							
1x output on (100% duty cycle)	566 mA							
2x outputs on (100% duty cycle)	400 mA per output							
4x outputs on (100% duty cycle)	283 mA per output							
8x outputs on (100% duty cycle)	200 mA per output							




Figure 3. Output Current Capacity vs Duty Cycle for PW Package






Figure 4. Maximum Current Capacity vs Duty Cycle when Paralleling Outputs for DRV8860PW

10



8.3.2 Daisy Chain Connection

Two or more DRV8860 devices may be connected together to use a single serial interface. The SDATOUT pin of the first device in the chain is connected to the SDATIN pin of the next device. The SCLK, LATCH, RESET, and nFAULT pins are connected together.

Timing diagrams are shown in Figure 5 and Figure 6 for the configuration of single devices, as well as two devices in daisy-chain connection.




Figure 5. Single Device Connection




Figure 6. Daisy-Chain Connection



8.3.3 Protection Circuits

The DRV8860 is fully protected against undervoltage, overcurrent and overtemperature events.

8.3.3.1 Overcurrent Protection (OCP)

When output current exceeds OCP trigger level, corresponding channel will be automatically turned off. nFault pin will be set low and corresponding OCP flag in fault register will be set to 1.

Over current faults are automatically cleared whenever the corresponding output is turned off by setting the Data register bit to '0'. Alternatively, a Fault Reset special command will also clear this value. In either case, once all bits in the Fault register are clear, nFAULT is released.

8.3.3.2 Open Load Detection (OL)

When any output is in off status (the corresponding Data Register bit is set to '0'), a current sink pulls the node down with approximately 30 μ A. If the voltage on the pin is sensed to be less than 1.2 V, then an open load condition is reported. nFAULT is driven low and the OL bit of the fault register (F8:F1) corresponding to the specific channel is set.

Open load faults are automatically cleared whenever the corresponding output is turned on by setting the Data register bit to '1'. Alternatively, a Fault Reset special command will also clear this value. In either case, once all bits in the Fault register are clear, nFAULT is released.

8.3.3.3 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all outputs will be disabled, and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level, operation will automatically resume. The nFAULT pin will be released after operation has resumed.

8.3.3.4 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled and internal logic will be reset. Operation will resume when VM rises above the UVLO threshold. nFAULT will not be asserted in this condition.

8.3.3.5 Digital Noise Filter

The DRV8860 features an internal noise filter on all digital inputs. In a noisy system, noise may disturb the serial daisy-chain interface. Without an input filter, this noise may result in an unexpected behavior or output state. The digital input filter is capable of removing unwanted noise frequencies while allowing fast communication over the serial interface.



8.4 Device Functional Modes

8.4.1 Internal Registers

The DRV8860 is controlled with a simple serial interface. There are three register banks that are used during operation: the Data register, the Control register, and the Fault register.

Register data movement flow and direction will be affected by special command.




Figure 7. Register Data Movement

In default condition, 8 Bit shift register data moves into output control register DATA-REG.

Copyright © 2013–2014, Texas Instruments Incorporated

Submit Documentation Feedback



Device Functional Modes (continued)




Figure 8. 8 Bit Shift Register Data Movement

Submit Documentation Feedback



8.5 Programming

8.5.1 Serial Control Interface

DRV8860 is using a daisy chain serial interface. Data is latched into the register on the rising edge of the LATCH pin. Data is clocked in on the rising edge of CLK when writing, and data is clocked out on the falling edge of CLK when reading.

8.5.1.1 Data Writing Waveform




Figure 9. Writing Data Register - Single Device




Figure 10. Writing Data Register - Daisy Chan




Figure 11. Writing Data Register - Data Flow



Programming (continued)

8.5.1.2 Fault Register Reading Waveform




Figure 12. Reading Fault Register - Single Device




Figure 13. Reading Fault Register - Daisy Chain




Figure 14. Reading Fault Register - Data Flow

Submit Documentation Feedback

Product Folder Links: DRV8860



Programming (continued)

8.5.1.3 Special Command

Besides output ON/OFF control and fault status reading back, DRV8860 has special functions to make system more robust or power efficient. These functions will need special command to initiate the device or configure the internal registers.

There are 5 Special Commands:

- 1. Write Control Register command
- 2. Read Control Register command
- 3. Read Data Register command
- 4. Fault Register Reset command
- 5. PWM Start command

Special wave form pattern on CLK and LATCH pin will issue the special command, as below




Figure 15. Special Command

CDECIAL COMMAND	CLK CYCLES IN EACH PART								
SPECIAL COMMAND	Part 1	Part 2	Part 3	Part 4					
Write Control Register	1	2	2	3					
Read Control Register	1	4	2	3					
Read Data Register	1	4	4	3					
Fault Register Reset	1	2	4	3					
PWM Start	1	6	6	3					



8.5.1.3.1 Special command: Write Control Register

When Write-Control-Register command is issued, the following serial data will be latched into timing and duty control register.




Figure 16. Writing Control Register - Single Device




Figure 17. Writing Control Register - Daisy Chain




Figure 18. Writing Control Register – Data Flow

Product Folder Links: DRV8860

Copyright © 2013-2014, Texas Instruments Incorporated

Control Register #1
Control Register #2



8.5.1.3.2 Special command: Read Control Register

When Read-Control-Register command is issued, control register content will be copied to internal shift register and following CLK will shift this content out from DOUT pin. This provides a mechanism for system to verify the control register is correctly programmed.




Figure 20. Read Control Register - Daisy Chain

Control Register Contents B




Figure 21. Read Control Register – Data Flow

Data Register 2



8.5.1.3.3 Special command: Read Data Register

When Read-Data-Register command is issued, internal output data register content will be copied to internal shift register and following CLK will shift this content out from DOUT pin. This provides a mechanism for system to verify the output data is correctly programmed. It makes system more robust in noisy system.




Figure 23. Reading Data Register - Daisy Chain




Figure 24. Reading Data Register - Data Flow



8.5.1.3.4 Special command: Fault Register Reset

When Fault-Register-Reset command is issued, internal 16bit fault register will be cleared. System can use this method to clear out all fault condition in every chained device at once.




Figure 25. Fault Register Reset

8.5.1.3.5 Special command: PWM Start

When Fault-Register-Reset command is issued, output channel will ignore energizing time and directly enter into PWM mode following the setting in control register.




Figure 26. PWM Start Command



8.5.1.4 Output Energizing and PWM Control

The device output is defined by two stages: Energizing Phase and PWM Phase.

During the Energizing phase, the channel is turned on with 100% duty cycle for a duration set by Control register bits C4:C1.

In PWM chopping phase, with the PWM Duty Cycle defined by Control register bits C7:C5.

The behavior of each bit in the Control Register is described in Table 2.

Table 2. Control Register Settings

C8	C7	C6	C5	C4	C3	C2	C1	Value		DESCRIPTION				
0	X	X	X	X	X	X	X	N/A		Outputs always in Energizing mode				
1	X	X	X	0	0	0	0	0 ms		Energizing, starts in PWM chopping				
1	X	X	X	0	0	0	1	3 ms	INC	Litergizing, states in F will chopping				
1	X	X	X	0	0	1	0	5 ms	-					
1	X	X	X	0	0	1	1	10 ms						
1	X	X	X	0	1	0	0	15 ms						
							_							
1	X	X	X	0	1	0	1	20 ms						
1	X	X	X	0	1	1	0	30 ms						
1	X	X	X	0	1	1	1	50 ms						
1	X	Х	X	1	0	0	0	80 ms						
1	Х	Х	X	1	0	0	1	110 ms						
1	Х	Х	X	1	0	1	0	140 ms						
1	Х	Х	X	1	0	1	1	170 ms						
1	Х	Х	X	1	1	0	0	200 ms						
1	Х	X	X	1	1	0	1	230 ms						
1	X	X	X	1	1	1	0	260 ms						
1	X	X	X	1	1	1	1	300 ms						
1	0	0	0	X	X	Х	X	0%	(Output is off after Energizing Phase				
1	0	0	1	Х	Х	Х	Х	12.50%	12.5 kHz					
1	0	1	0	Х	Х	Х	Х	25.00%	25 kHz					
1	0	1	1	Х	Х	Х	Х	37.50%						
1	1	0	0	Х	Х	Х	Х	50.00%	1	Sets PWM chopping duty cycle. DC is the duty cycle that the low-side FET is on.				
1	1	0	1	Х	Х	Х	Х	62.50%	50 kHz	duty cycle that the low-side FET IS Off.				
1	1	1	0	Х	Х	Х	Х	75.00%	1					
1	1	1	1	Х	Х	Х	Х	87.50%	1					

Product Folder Links: DRV8860

Copyright © 2013-2014, Texas Instruments Incorporated



There are five operation cases as described in Figure 27 through Figure 31.

The output is turned on with 100% duty cycle.




Figure 27. Case 1: Timer Enable Bit (C8) is 0 (Default Value)

The output is turned on in PWM chopping mode with duty cycle defined by Control register bits C7:C5.




Figure 28. Case 2: Timer Enable Bit (C8) is 1 and Energizing Timing Bits (C4:C1) are 0000

Copyright © 2013–2014, Texas Instruments Incorporated

Submit Documentation Feedback



The output is turned on in Energizing mode with 100% duty cycle for a duration set by Control register bits C4:C1. After the timer expires, the output switches to PWM chopping mode with PWM Duty Cycle defined by Control register bits C7:C5.




Figure 29. Case 3: Timer Enable Bit (C8) is 1, Energizing Timing Bits (C4:C1) are NOT 0000, and PWM Duty Bits (C7:C5) are NOT 000

The output is turned on in Energizing mode with 100% duty cycle for a duration set by Control register bits C4:C1. After the timer expires, the output is turned off.




Figure 30. Case 4: Timer Enable Bit (C8) is 1, Energizing Timing Bits (C4:C1) are NOT 0000, and PWM Duty Bits (C7:C5) are 00



8.5.1.4.1 PWM Start Special Command Used

The output is turned on in Energizing mode with 100% duty cycle, and a timer is enabled with duration set by Control register bits C4:C1. If the PWM Start special command is received before the timer expires, then the output switches to PWM chopping mode with PWM Duty Cycle defined by Control register bits C7:C5. If the timer expires and no PWM Start is received, then the device will stay in Energizing mode regardless of other PWM Start commands.




Figure 31. Case 5: Timer Enable Bit (C8) is 0, Energizing Timing Bits (C4:C1) are NOT 0000, and PWM Duty Bits (C7:C5) are NOT 000



8.6 Register Maps

8.6.1 Data Register

The Data register is used to control the status of each of the eight outputs:

Figure 32. Data Rester

D8	D7	D6	D5	D4	D3	D2	D1
OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

When any bit is '1', the corresponding output will be active. When any bit is '0', the output will be inactive.

The data register is the default write location for the serial interface. In order to read back data from this register, the Data Register Readout special command is used.

8.6.2 Fault Register

The Fault register can be read to determine if any channel exist fault condition. OCP is an overcurrent fault and OLD is an open load fault.

Figure 33. Fault Register

F16	F15	F14	F13	F12	F11	F10	F9
OUT8 OCP	OUT7 OCP	OUT6 OCP	OUT5 OCP	OUT4 OCP	OUT3 OCP	OUT2 OCP	OUT1 OCP
R/W							
F8	F7	F6	F5	F4	F3	F2	F1
OUT8 OL	OUT7 OL	OUT6 OL	OUT5 OL	OUT4 OL	OUT3 OL	OUT2 OL	OUT1 OL
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

When any fault occurs, nFAULT pin will be driven low and corresponding Fault register bit will be set up as '1'. OCP is a flag indicating overcurrent fault. ODP is a flag indicating open load fault.

Fault bits can be reset by two approaches:

- 1. Special command 'FAULT RESET' clear all fault bits.
- Setting Data register to ON will clear corresponding OLD bits.Setting Data register to OFF will clear corresponding OCP bits.

8.6.3 Control Register

The Control register is used to adjust the Energizing Time and PWM Duty Cycle of outputs:

Figure 34. Control Rester

C8	C7			C4	C3	C2	C1		
Over All Enable	PW	M Duty Cycle cor	ntrol	Energizing Time control					
R/W		R/W			R/	W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Special command 'WRITE CONTROL REGISTER' is used to program control register.

Special command 'READ CONTROL REGISTER' is used to read back control register content.



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV8860 is an eight channel low side driver with protection features. The following design is a common application of the DRV8860.

9.2 Typical Application



9.2.1 Design Requirements

Table 3. Design Parameters

Parameter	Value
Input voltage range	8 V – 38 V
Current	330 mA per channel



9.2.2 Detailed Design Procedure

9.2.2.1 Drive Current

The current path is from VM, through the load, into the low-side sinking driver. Power dissipation I^2R losses in one sink are calculated using Equation 1.

$$P_{D} = I^{2} \times R_{DS(on)}$$
 (1)

9.2.3 Application Curves




Figure 35. PWM Operation

Copyright © 2013–2014, Texas Instruments Incorporated Product Folder Links: *DRV8860*



10 Power Supply Recommendations

The DRV8860 is designed to operate from an input voltage supply (VM) range between 8 and 38 V. A 0.1-µF ceramic capacitor rated for VM must be placed as close as possible to the VM pin. In addition to the local decoupling cap, additional bulk capacitance is required and must be sized accordingly to the application requirements.

Bulk capacitance sizing is an important factor in motor drive system design. It is dependent on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of load
- · Load startup current

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. The user should size the bulk capacitance to meet acceptable voltage ripple levels.

The datasheet generally provides a recommended value but system level testing is required to determine the appropriate sized bulk capacitor.




Figure 36. Example Setup of Motor Drive System with External Power Supply

10.1 Power Supply and Logic Sequencing

There is no specific sequence for powering-up the DRV8860. It is okay for digital input signals to be present before VM is applied. After VM is applied to the DRV8860, it begins operation based on the status of the control pins.



11 Layout

11.1 Layout Guidelines

- The VM pin should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.1-µF rated for VM.
- This capacitor should be placed as close as possible to the VM pin on the device with a thick trace or ground plane connection to the device GND pin.
- The VM pin must be bypassed to ground using and appropriate bulk capacitor. This component must be located close to the DRV8860.

11.2 Layout Example

Where the pull-up voltage (V3P3) is an external supply in the range of the recommended operating conditions for the digital open-drain outputs.




Figure 37. DRV8860 Layout



11.3 Thermal Consideration

The DRV8860 device has thermal shutdown (TSD) as described in the *Thermal Shutdown (TSD)* section. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high of an ambient temperature.

11.3.1 Power Dissipation

Power dissipation in the DRV8860 device is dominated by the power dissipated in the output FET resistance, $R_{DS(on)}$. Use the following equation to calculate the estimated average power dissipation of each output when running a driving a load.

$$P_D = R_{DS(on)} \times I_O^2$$

where:

- P_D is the power dissipation of one channel
- R_{DS(on)} is the resistance of each FET
- Io is the RMS output current being applied to each channel

(2)

I_O is equal to the average current into the channel. Note that at startup, this current is much higher than normal running current; these peak currents and their duration must be also be considered.

The total device dissipation is the power dissipated in each channel added together.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

NOTE

 $R_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. This fact must be taken into consideration when sizing the heatsink.

11.3.2 Heatsinking

The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this connection can be accomplished by adding a number of vias to connect the thermal pad to the ground plane.

On PCBs without internal planes, a copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to the TI application report, *PowerPADTM Thermally Enhanced Package* (SLMA002), and the TI application brief, *PowerPAD Made EasyTM* (SLMA004), available at www.ti.com. In general, the more copper area that can be provided, the more power can be dissipated.



12 Device and Documentation Support

12.1 Trademarks

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

25-Sep-2014

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV8860PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	8860	Samples
DRV8860PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	8860PWP	Samples
DRV8860PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	8860	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

25-Sep-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8860PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8860PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 25-Sep-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8860PWPR	HTSSOP	PWP	16	2000	367.0	367.0	35.0
DRV8860PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-51/AJ 10/14

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com