

4.5V to 18 V Input, 4-A Output Single Synchronous Step-Down Switcher with Integrated FET (SWIFT™)

Check for Samples: TPS54427

FEATURES

- D-CAP2[™] Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide V_{IN} Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 7.0 V
- Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications
 70 mΩ (High Side) and 53 mΩ (Low Side)
- High Efficiency, Less Than 10 μA at Shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Pre-Biased Soft Start
- 650-kHz Switching Frequency (f_{SW})
- Cycle By Cycle Over Current Limit

APPLICATIONS

- Wide Range of Applications for Low Voltage System
 - Digital TV Power Supply
 - High Definition Blu-ray Disc™ Players
 - Networking Home Terminal
 - Digital Set Top Box (STB)

DESCRIPTION

The TPS54427 is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS54427 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, low standby current solution.


The main control loop for the TPS54427 uses the D-CAP2™ mode control which provides a fast transient response with no external compensation components.


The TPS54427 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

The device operates from 4.5-V to 18-V VIN input. The output voltage can be programmed between 0.76 V and 7 V.

The device also features an adjustable soft start time.

The TPS54427 is available in the 8-pin DDA package and 10-pin DRC, and is designed to operate from -40°C to 85°C.





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2 is a trademark of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _A	PACKAGE	ORDERABLE PART NUMBER	PIN	TRANSPORT MEDIA	
	DDA	TPS54427DDA	8	Tube	
4000 +- 0500	DDA	TPS54427DDAR	0	MEDIA	
–40°C to 85°C	DDC	TPS54427DRCT	40	Tana and Daal	
	DRC	TPS54427DRCR	10	rape and Reel	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VA	ALUE	LINUT
		MIN	MAX	UNIT
	VIN, EN	-0.3	20	V
	VBST	-0.3	26	V
	VBST (10 ns transient)	-0.3	28	V
Input voltage range	VBST (vs SW)	-0.3	6.5	V
	VFB, SS	-0.3	6.5	V
	SW	-2	20	V
	SW (10 ns transient)	-3	22	V
Outrot valta as assess	VREG5	-0.3	6.5	V
Output voltage range	GND	-0.3	0.3	V
Voltage from GND to the	ermal pad, V _{diff}	-0.2	0.2	V
Flootrootatio diacharga	Human Body Model (HBM)		2	kV
Electrostatic discharge	Charged Device Model (CDM)		500	V
Operating junction temporation	erature, T _J	-40	150	°C
Storage temperature, T _s	tg	-55	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC(1)	TPS:	LINUTO	
	THERMAL METRIC ⁽¹⁾	DDA (8 PINS)	DRC (10-PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	42.1	43.2	
θ_{JCtop}	Junction-to-case (top) thermal resistance	50.9	53.8	
θ_{JB}	Junction-to-board thermal resistance	31.8	18.2	00/14/
Ψлт	Junction-to-top characterization parameter	5	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	13.5	18.3	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	7.1	4.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Supply input voltage rang	e	4.5	18	V
		VBST	-0.1	24	
Vı		VBST (10 ns transient)	-0.1	27	
		VBST(vs SW)	-0.1	6	
		SS	-0.1	5.7	
	Input voltage range	EN	-0.1 18		V
		VFB	-0.1	5.5	
		SW	-1.8	18	
		SW (10 ns transient)	-3	21	
		GND	-0.1	0.1	
Vo	Output voltage range	VREG5	-0.1	5.7	V
Ιο	Output Current range	I _{VREG5}	0	10	mA
T _A	Operating free-air temper	ature	-40	85	°C
T _J	Operating junction tempe	rature	-40	150	°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, V_{IN} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
I _{VIN}	Operating - non-switching supply current	V_{IN} current, $T_A = 25$ °C, $EN = 5$ V, $V_{FB} = 0.8$ V		950	1400	μΑ
I _{VINSDN}	Shutdown supply current	V _{IN} current, T _A = 25°C, EN = 0 V		3.0	10	μΑ
LOGIC TH	HRESHOLD					
V _{ENH}	EN high-level input voltage	EN	1.6			V
V _{ENL}	EN low-level input voltage	EN			0.6	V
R _{EN}	EN pin resistance to GND	V _{EN} = 12 V	225	450	900	kΩ
V _{FB} VOLT	TAGE AND DISCHARGE RESISTANCE		·			
.,	V 4 1 1 1 1	$T_A = 25$ °C, $V_O = 1.05$ V, continuous mode mode	757	765	773	.,,
V_{FBTH}	V _{FB} threshold voltage	$T_A = -40$ °C to 85°C, $V_O = 1.05$ V, continuous mode mode ⁽¹⁾	751	765	779	mV
I _{VFB}	V _{FB} input current	V _{FB} = 0.8 V, T _A = 25°C		0	±0.1	μΑ
V _{REG5} OU	TPUT					
V _{VREG5}	V _{REG5} output voltage	T _A = 25°C, 6.0 V < V _{IN} < 18 V, 0 < I _{VREG5} < 5 mA	5.2	5.5	5.7	V
V_{LN5}	Line regulation	6 V < V _{IN} < 18 V, I _{VREG5} = 5 mA			25	mV
V_{LD5}	Load regulation	0 mA < I _{VREG5} < 5 mA			100	mV
I _{VREG5}	Output current	V _{IN} = 6 V, V _{REG5} = 4.0 V, T _A = 25°C		60		mA
MOSFET						
_ High side switch resistance (DDA)		0500 V 0W 5.5 V		70		0
R _{DS(on)h}	High side switch resistance (DRC)	25°C, V _{BST} - SW = 5.5 V	74			mΩ
R _{DS(on)I}	Low side switch resistance	25°C		53		mΩ
CURREN	T LIMIT		•		-	
I _{ocl}	Current limit	L out = 1.5 µH ⁽¹⁾	4.6	5.3	6.8	Α

⁽¹⁾ Not production tested.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, V_{IN} = 12 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
THERMA	L SHUTDOWN	·	<u>.</u>				
_	The same of the state of the same of the s	Shutdown temperature ⁽²⁾		170			
T _{SDN}	Thermal shutdown threshold	Hysteresis (2)		35		°C	
ON-TIME	TIMER CONTROL	·	<u>.</u>				
t _{ON}	On time	V _{IN} = 12 V, V _O = 1.05 V		150		ns	
t _{OFF(MIN)}	Minimum off time	T _A = 25°C, V _{FB} = 0.7 V		260	310	ns	
SOFT ST	ART	•			•		
I _{SSC}	SS charge current	V _{SS} = 1 V	4.2	6.0	7.8	μΑ	
I _{SSD}	SS discharge current	V _{SS} = 0.5 V	0.1	0.2		mA	
UVLO							
11)/10	IIV/I O threehold	Wake up V _{REG5} voltage	3.45	3.75	4.05	V	
UVLO	UVLO threshold	Hysteresis V _{REG5} voltage	esis V _{REG5} voltage 0.19 0.32 (0.45	V	


⁽²⁾ Not production tested.



DEVICE INFORMATION

DEVICE INFORMATION






PIN FUNCTIONS

	PIN		DECORPORTION
NAME	DDA	DRC	DESCRIPTION
EN	1	1	Enable input control. Active high and must be pulled up to enable the device.
VFB	2	2	Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5	3	3	$5.5\ V$ power supply output. A capacitor (typical 1 $\mu\text{F})$ should be connected to GND. VREG5 is not active when EN is low.
SS	4	4	Soft-start control. An external capacitor should be connected to GND.
GND	5	5	Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at a single point.
SW	6	6, 7	Switch node connection between high-side NFET and low-side NFET.
VBST	7	8	Supply input for the high-side FET gate drive circuit. Connect 0.1µF capacitor between VBST and SW pins. An internal diode is connected between VREG5 and VBST.
VIN	8	9, 10	Input voltage supply pin.
Exposed Thermal	Back side		Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.
Pad		Back side	Thermal pad of the package. PGND power ground return of internal low-side FET. Must be soldered to achieve appropriate dissipation.



FUNCTIONAL BLOCK DIAGRAM





OVERVIEW

The TPS54427 is a 4-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2[™] mode control. The fast transient response of D-CAP2[™] control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

DETAILED DESCRIPTION

PWM Operation

The main control loop of the TPS54427 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2TM mode control.

PWM Frequency and Adaptive On-Time Control

TPS54427 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54427 runs with a pseudo-constant frequency of 650 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high, 6-uA current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is 6-µA.

$$Tss(ms) = \frac{C6(nF) \times Vfb \times 1.1}{Iss(\mu A)} = \frac{C6(nF) \times 0.765 \times 1.1}{6}$$
(1)

The TPS54427 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage VFB), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

Current Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT}. The TPS54427 constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching



cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists for 7 consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the higher value.

There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the over current condition is removed, the output voltage will return to the regulated value. This protection is non-latching.

UVLO Protection

Undervoltage lock out protection (UVLO) monitors the voltage of the VREG5 pin. When the VREG5 voltage is lower than UVLO threshold voltage, the TPS54427 is shut off. This protection is non-latching.

Thermal Shutdown

TPS54427 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 170°C), the device is shut off. This is non-latch protection.

TYPICAL CHARACTERISTICS

 $VIN = 12 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)




Figure 1. VIN CURRENT vs JUNCTION TEMPERATURE




Figure 2. VIN SHUTDOWN CURRENT vs JUNCTION TEMPERATURE




Figure 3. EN CURRENT vs EN VOLTAGE





Figure 4. 1.05V OUTPUT VOLTAGE vs OUTPUT CURRENT

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued)






Figure 5. 1.05V OUTPUT VOLTAGE vs VIN VOLTAGE




Figure 6. 1.05V 0A to 4-A LOAD TRANSIENT RESPONSE




Figure 7. START UP WAVE FORM




Figure 8. EFFICIENCY vs OUTPUT CURRENT




Figure 9. SWITCHING FREQUENCY vs INPUT VOLTAGE





Figure 10. SWITCHING FREQUENCY vs OUTPUT CURRENT



TYPICAL CHARACTERISTICS (continued)

VIN = 12 V, $T_A = 25$ °C (unless otherwise noted)







Figure 11. VFB VOLTAGE vs JUNCTION TEMPERATURE

Figure 12. VOLTAGE RIPPLE AT OUTPUT ($I_0 = 4A$)



Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated



DESIGN GUIDE

Step By Step Design Procedure

To begin the design process, you must know a few application parameters:

- Input voltage range
- Output voltage
- Output current
- Output voltage ripple
- Input voltage ripple




Figure 14. Shows the Schematic Diagram for this Design Example

Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate V_{OUT} .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.765 \times \left(1 + \frac{R1}{R2}\right) \tag{2}$$

Output Filter Selection

The output filter used with the TPS54427 is an LC circuit. This LC filter has double pole at:

$$F_{P} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$
(3)



At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54427. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a −40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to −20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

Output Voltage (V) R1 (kΩ) R2 (kΩ) C4 (pF) L1 (µH) $C8 + C9 (\mu F)$ 6.81 22.1 1.5 22 - 68 1.05 1.5 8.25 22.1 22 - 68 1.2 12.7 22.1 1.5 22 - 68 1.5 21.5 22.1 1.5 22 - 68 1.8 30.1 22.1 5 - 22 2.2 22 - 68 2.5 5 - 22 2.2 49.9 22.1 22 - 68 3.3 73.2 22.1 5 - 22 2.2 22 - 68 5 124 22.1 5 - 22 3.3 22 - 68 6.5 3.3 165 22.1 5 - 22 22 - 68

Table 1. Recommended Component Values

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1.

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for f_{SW} .

Use 650 kHz for f_{SW} . Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.

$$II_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_{O} \times f_{SW}}$$
(4)

$$II_{PEAK} = I_O + \frac{II_{P-P}}{2} \tag{5}$$

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I I_{P-P}^2}$$
 (6)

For this design example, the calculated peak current is 4.51 A and the calculated RMS current is 4.01 A. The inductor used is a TDK SPM6530-1R5M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54427 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22µF to 68µF. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$
(7)

For this design two TDK C3216X5R0J226M 22 μ F output capacitors are used. The typical ESR is 2 m Ω each. The calculated RMS current is 0.286A and each output capacitor is rated for 4A.

Input Capacitor Selection

The TPS54427 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μ F is recommended for the decoupling capacitor. An additional 0.1 μ F capacitor (C3) from pin 8 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.



Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

VREG5 Capacitor Selection

A 1-µF ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

THERMAL INFORMATION

This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Figure 15. Thermal Pad Dimensions



LAYOUT CONSIDERATIONS

- 1. The TPS54427 can supply relatively large current up to 4A. So heat dissipation may be a concern. The top side area adjacent to the TPS54427 should be filled with ground as much as possible to dissipate heat.
- 2. The bottom side area directly below the IC should a dedicated ground area. It should be directed connected to the thermal pad of the using vias as shown. The ground area should be as large as practical. Additional internal layers can be dedicated as ground planes and connected to vias as well.
- 3. Keep the input switching current loop as small as possible.
- 4. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 5. Keep analog and non-switching components away from switching components.
- 6. Make a single point connection from the signal ground to power ground.
- 7. Do not allow switching current to flow under the device.
- 8. Keep the pattern lines for VIN and PGND broad.
- 9. Exposed pad of device must be connected to PGND with solder.
- 10. VREG5 capacitor should be placed near the device, and connected PGND.
- 11. Output capacitor should be connected to a broad pattern of the PGND.
- 12. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 13. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 14. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 15. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 16. VIN Capacitor should be placed as near as possible to the device.





Figure 16. TPS54427 Layout





VIA to Ground Plane

Figure 17. PCB Layout for the DRC Package

REVISION HISTORY

C	hanges from Original (November 2011) to Revision A	Page
•	Added "and 10-pin DRC" to the DESCRIPTION	1
•	Added the DRC-10 pin Package to the ORDERING INFORMATION table	2
•	Changed the VBST(vs SW) MAX value From: 5.7V to 6V in the ROC table	3
•	Changed V _{FB} input current MAX value From: ±0.15 µA To: ±0.1 µA	3
•	Added High side switch resistance (DRC)	3
•	Changed Figure 11	9
•	Added Figure 13	10
•	Added Figure 17	15





16-Jul-2013

PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	•	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS54427DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	54427	Samples
TPS54427DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	54427	Samples
TPS54427DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	54427	Samples
TPS54427DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	54427	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

16-Jul-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Jul-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54427DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS54427DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54427DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Jul-2013



*All dimensions are nominal

7 III GITTIOTOTOTO GEO TIOTTIITGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54427DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS54427DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS54427DRCT	SON	DRC	10	250	210.0	185.0	35.0

DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com