



CCB LC75700T

CMOS IC

Key Scan IC

ON Semiconductor®


<http://onsemi.com>

Overview

The LC75700T is a key scanning LSI that accepts input from up to 30 keys and can control up to four general purpose output ports. Therefore it can reduce the number of lines to the front panel in application systems.

Features

- Key input function for up to 30 keys.
- General-purpose output ports for up to four pins.
- A key scan is performed only when a key is pressed, and thus power dissipation is reduced.
- Serial data I/O supports CCB format communication with the system controller.
- Switching between the key scan output port and general purpose output port functions can be controlled by the control data.
- The RES pin is provided. This pin disables key scanning, and forces the general-purpose output ports to the low level.
- RC oscillator circuit



TSSOP20(225mil)

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC75700T-MPB-E	TSSOP20(225mil) (Pb-Free)	70 / Fan-Fold
LC75700T-TLM-E	TSSOP20(225mil) (Pb-Free)	2000 / Tape & Reel
LC75700TS-MPB-E	TSSOP20(225mil) (Pb-Free)	70 / Fan-Fold
LC75700TS-TLM-E	TSSOP20(225mil) (Pb-Free)	2000 / Tape & Reel

- CCB is ON Semiconductor®'s original format. All addresses are managed by ON Semiconductor® for this format.

- CCB is a registered trademark of Semiconductor Components Industries, LLC.

LC75700T

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$	V_{DD}	-0.3 to +7.0	V
Input voltage	V_{IN1}	CE, CL, DI, $\overline{\text{RES}}$	-0.3 to +7.0	V
	V_{IN2}	OSC, KI1 to KI5	-0.3 to $V_{DD} + 0.3$	
Output voltage	V_{OUT1}	DO	-0.3 to +7.0	V
	V_{OUT2}	OSC, KS1 to KS6, P1 to P4	-0.3 to $V_{DD} + 0.3$	
Output current	I_{OUT1}	KS1 to KS6	1	mA
	I_{OUT2}	P1 to P4	5	
Allowable power dissipation	$P_d\text{ max}$	$T_a = 85^\circ\text{C}$	150	mW
Operating temperature	T_{opr}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-50 to +150	$^\circ\text{C}$

Allowable Operating Ranges at $T_a = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V_{DD}	V_{DD}	2.7	5.0	5.5	V
Input high level voltage	V_{IH1}	CE, CL, DI, $\overline{\text{RES}}$	$0.8 V_{DD}$		5.5	V
	V_{IH2}	KI1 to KI5	$0.6 V_{DD}$		V_{DD}	
Input low level voltage	V_{IL}	CE, CL, DI, $\overline{\text{RES}}$, KI1 to KI5	0		$0.2 V_{DD}$	V
Recommended external resistance	R_{osc}	OSC		39		k Ω
Recommended external capacitance	C_{osc}	OSC		1000		pF
Guaranteed oscillator range	f_{osc}	OSC	19	38	76	kHz
Low level clock pulse width	t_{L}	CL See figure 1.	160			ns
High level clock pulse width	t_{H}	CL See figure 1.	160			ns
Data setup time	t_{ds}	DI, CL See figure 1.	160			ns
Data hold time	t_{dh}	DI, CL See figure 1.	160			ns
CE wait time	t_{cp}	CE, CL See figure 1.	160			ns
CE setup time	t_{cs}	CE, CL See figure 1.	160			ns
CE hold time	t_{ch}	CE, CL See figure 1.	160			ns
DO output delay time	t_{dc}	DO $R_{PU} = 4.7\text{ k}\Omega$, $C_L = 10\text{ pF}$ *1 See figure 1.			1.5	μs
DO rise time	t_{dr}	DO $R_{PU} = 4.7\text{ k}\Omega$, $C_L = 10\text{ pF}$ *1 See figure 1.			1.5	μs


Note: *1. Since DO is an open-drain output, these times depend on the values of the pull-up resistor R_{PU} and the load capacitance C_L .

LC75700T

Electrical Characteristics in the Allowable Operating Ranges


Parameter	Symbol	Pin Name	Conditions	Ratings			Unit
				min	typ	max	
Hysteresis	V _H	CE, CL, DI, $\overline{\text{RES}}$, KI1 to KI5			0.1 V _{DD}		V
Input high level current	I _{IH}	CE, CL, DI, $\overline{\text{RES}}$	V _I = 5.5 V			5	μA
Input low level current	I _{IL}	CE, CL, DI, $\overline{\text{RES}}$	V _I = 0 V	-5			μA
Input floating voltage	V _{IF}	KI1 to KI5				0.05 V _{DD}	V
Pull-down resistance	R _{PD}	KI1 to KI5	V _{DD} = 5.0 V	50	100	250	kΩ
			V _{DD} = 3.0 V	100	200	500	
Output off leakage current	I _{OFFH}	DO	V _O = 5.5 V			6	μA
Output high level voltage	V _{OH1}	KS1 to KS6	V _{DD} = 3.6 V to 5.5 V I _O = -500 μA	V _{DD} - 1.0	V _{DD} - 0.5	V _{DD} - 0.2	V
			V _{DD} = 2.7 V to 3.6 V I _O = -250 μA	V _{DD} - 0.8	V _{DD} - 0.4	V _{DD} - 0.1	
	V _{OH2}	P1 to P4	I _O = -1 mA	V _{DD} - 0.9			
Output low level voltage	V _{OL1}	KS1 to KS6	V _{DD} = 3.6 V to 5.5 V I _O = 25 μA	0.2	0.5	1.5	V
			V _{DD} = 2.7 V to 3.6 V I _O = 12.5 μA	0.1	0.4	1.2	
	V _{OL2}	P1 to P4	I _O = 1 mA			0.9	
	V _{OL3}	DO	I _O = 1 mA		0.1	0.5	
Oscillator frequency	fosc	OSC	Rosc = 39 kΩ Cosc = 1000 pF	30.4	38	45.6	kHz
Current drain	I _{DD1}	V _{DD}	Key scan standby state			5	μA
	I _{DD2}	V _{DD}	V _{DD} = 5.5 V Output open fosc = 38 kHz		200	400	

Pin Assignment



Top view

1. When CL is stopped at the low level



2. When CL is stopped at the high level






Figure 1

Block Diagram




LC75700T

Pin Functions


Pin	Pin No.	Function	Active	I/O	Handling when unused
KI1 to KI5	1 to 5	Key scan inputs. These pins have built-in pull-down resistors.	H	I	GND
KS1 to KS3	6 to 8	Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to from a key matrix.	—	O	Open
KS4/P4 to KS6/P2	9 to 11	Key scan outputs and general-purpose output ports shared-function pins. These pins can be set the key scan output ports or the general-purpose output ports by the control data "KP1 and KP2".	—	O	Open
P1	12	The P1 is general-purpose output ports.	—	O	Open
OSC	14	Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor at this pin.	—	I/O	V _{DD}
$\overline{\text{RES}}$	16	Reset input. that re-initializes the LSI internal states. This pin must be used. <ul style="list-style-type: none"> When $\overline{\text{RES}}$ is low (V_{SS}) <ul style="list-style-type: none"> Key scanning disabled: KS1 to KS3 = low (V_{SS}). Key scan outputs and general output ports shared-function pins: KS4/P4 to KS6/P2 = low (V_{SS}). General-purpose output port: P1 = low (V_{SS}). All the key data is reset to low. When $\overline{\text{RES}}$ is high (V_{DD}) <ul style="list-style-type: none"> The states of the pins as key scan output pins or general-purpose output ports, must be set with the control data. And key scanning is a enabled. <p>Note that serial data must be transferred when $\overline{\text{RES}}$ is high.</p>	L	I	GND
CE	18	Serial data interface. Connections to the controller. Note that DO, being an open-drain output, requires a pull-up resistor. CE: Chip enable CL: Synchronization clock DI: Transfer data DO: Output data	H	I	GND
CL	19			I	
DI	20		—	I	
DO	17		—	O	Open
V _{DD}	15	Power supply. A voltage of between 2.7 V and 5.5 V must be supplied.	—	—	—
V _{SS}	13	Ground. Must be connected to the system ground.	—	—	—

Serial Data Input

1. When CL is stopped at the low level



2. When CL is stopped at the high level



- CCB address: 62H
- KC1 to KC6: Key scan output state setting data
- PC1 to PC4: General-purpose output port state setting data
- KP1, KP2: Selection data between the key scan output ports and the general-purpose output ports.

Control Data Functions

1.KP1, KP2: Selection data between the key scan output ports and the general-purpose output ports.

These control data bits switch the functions of the KS4/P4 to KS6/P2 output pins between the key scan output port and the general-purpose output port.

KP1	KP2	Output pins			Maximum number of key inputs	Number of general-purpose output ports (+ P1)
		KS4/P4	KS5/P3	KS6/P2		
0	0	KS4	KS5	KS6	30	0 (+1)
1	0	KS4	KS5	P2	25	1 (+1)
0	1	KS4	P3	P2	20	2 (+1)
1	1	P4	P3	P2	15	3 (+1)

Note: KSn (n = 4 to 6): Key scan output ports
Pn (n = 4 to 2): General-purpose output ports

2.KC1 to KC6: Key scan output state setting data

These control data bits set the states of the key scan output pins KS1 to KS6.

Output pins	KS1	KS2	KS3	KS4	KS5	KS6
Key scan output state setting data	KC1	KC2	KC3	KC4	KC5	KC6

For example, if the KS4/P4 to KS6/P2 output pins are set to function as key scan output ports, when KC1 to KC3 are set to 1 and KC4 to KC6 are set to 0, in the key scan standby state, the KS1 to KS3 output pins will output the high level (V_{DD}) and the KS4 to KS6 pins will output the low level (V_{SS}). Note that key scan output signals are not output from output pins that are set to the low level.

3.PC1 to PC4: General-purpose output port state setting data


These control data bits set the states of the general-purpose output ports P1 to P4.

Output pins	P1	P2	P3	P4
General-purpose output port state setting data	PC1	PC2	PC3	PC4


For example, if the KS4/P4 to KS6/P2 output pins are set to function as general-purpose output ports, when PC1 and PC2 are set to 1, and PC3 and PC4 are set to 0, the P1 and P2 output pins will output the high level (V_{DD}), and P3 and P4 will output the low level (V_{SS}).

Serial Data Output

1. When CL is stopped at the low level



2. When CL is stopped at the high level



- CCB address: 63H
- KD1 to KD30: Key data

Note: If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) will be invalid.

Output Data

1. KD1 to KD30: Key data

When a key matrix of up to 30 keys is formed from the KS1 to KS6 key scan output pins and the KI1 to KI5 key scan input pins and one of those key is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship between those pins and the key data bits.


	KI1	KI2	KI3	KI4	KI5
KS1	KD1	KD2	KD3	KD4	KD5
KS2	KD6	KD7	KD8	KD9	KD10
KS3	KD11	KD12	KD13	KD14	KD15
KS4	KD16	KD17	KD18	KD19	KD20
KS5	KD21	KD22	KD23	KD24	KD25
KS6	KD26	KD27	KD28	KD29	KD30

When the KS4/P4 to KS6/P2 output pins are set to function as the general-purpose output ports with the control data “KP1 and KP2”, and a key matrix of up to 15 keys is formed from the KS1 to KS3 output pins and the KI1 to KI5 input pins, the KD16 to KD30 key data bits will be set to 0.

Key Scan Operation Functions

1. Key scan timing


The key scan period is 288T (s). To reliably determine the on/off state of the keys, this LSI scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) 615T (s) after starting a key scan. If the key data does not agree and a key was pressed at that point, it scans the keys again. Thus this LSI cannot detect a key press shorter than 615T (s).




*2. Not that the high/low states of these pins are determined by the control data, and that key scan output signals are not output from pins that are set to low.

2. Key scan operation


- The pins KS1 to KS6 are set to the high or low state by the control data.
- If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, the oscillator on the OSC pin is started and a key scan is performed. Keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than 615T (s) (where $T = 1/f_{osc}$) this LSI outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and this LSI performs another key scan. Also note that DO being an open-drain output, requires a pull-up resistor (between 1 kΩ and 10 kΩ).



Example: When control data “KP1 and KP2 = 0, KC1 to KC5 = 0, KC6 = 1” are executed.
(i.e. key scanning with only KS6 high.)



*3. These diodes are required to reliably recognize multiple key presses of keys on the KS6 line when state with only KS6 high, as in the above example. That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal keys on the KS1 to KS5 lines are pressed at the same time.



Multiple Key Presses

Although this LSI is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed. Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

System Reset


When the power is first applied, the state of function is undefined, so it must be initialized by $\overline{\text{RES}} = \text{"L"}$

1. Reset methods

This LSI supports the reset methods described below.

When a system reset is applied, key scanning is disabled, the key data is reset, and the general-purpose output ports are set to and held at the low level (V_{SS}).

Set $\overline{\text{RES}} = \text{"H"}$ after the $\overline{\text{RES}} = \text{"L"}$ period. And key scanning become possible by the control data are transferred.



2. Internal block states during the reset period.

• CLOCK GENERATOR

Reset is applied and the basic clock is stopped. (The oscillator on the OSC pin is stopped.)

• KEY SCAN, KEY BUFFER

Reset is applied, the circuit is set to the initial state, and at the same time the key scan operation is disabled.


And all the key data is set to Low. Then, when the control data are transferred, the key scanning operation is enabled.

• GENERAL PORT

Reset is applied and the outputs of P1 to P4 are all set to the low level.


• CCB INTERFACE, SHIFT REGISTER, CONTROL REGISTER

When a reset is applied, The CONTROL REGISTER is forcibly initialized internally. Then, when control data are transferred, the LSI operates according to the control data.



Output pins	State during a reset
KS1 to KS3	L
KS4/P4 to KS6/P2	L
P1	L
DO	H *4


Sample Application Circuit




Notes on the controller key data read techniques

1. Timer based key data acquisition

(1) Flowchart



(2) Timing chart



(3) Explanation

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every $t7$ period without fail. If DO is low, the controller recognizes that a key has been pressed and executed the key data read operation.


The period $t7$ in this technique must satisfy the following condition.

$$t7 > t4 + t5 + t6$$


If a keydata read operation is executed when DO is high, the read key data (KD1 to KD30) will be invalid.

2. Interrupt based key data acquisition

(1) Flowchart



(2) Timing chart



LC75700T

(3) Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t_8 has elapsed by checking the DO state when CE is low and reading the key data.

The period t_8 in this technique must satisfy the following condition.


$$t_8 > t_4$$

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) will be invalid.

Package Dimensions

unit : mm

TSSOP20 4.4x6.5 / TSSOP20 (225 mil)
CASE 948AX
ISSUE A



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com