

0.03-µV/°C Drift, Low-Noise, Rail-to-Rail Output, 36-V. Zero-Drift OPERATIONAL AMPLIFIERS

Check for Samples: OPA4188

FEATURES

Low Offset Voltage: 25 µV (max)

Zero-Drift: 0.03 µV/°C Low Noise: 8.8 nV/√Hz

0.1-Hz to 10-Hz Noise: 0.25 μV_{PP}

Excellent DC Precision:

PSRR: 142 dB CMRR: 146 dB

Open-Loop Gain: 136 dB Gain Bandwidth: 2 MHz

Quiescent Current: 475 µA (max) Wide Supply Range: ±2 V to ±18 V

Rail-to-Rail Output:

Input Includes Negative Rail

RFI Filtered Inputs MicroSIZE Packages


APPLICATIONS

- **Bridge Amplifiers**
- **Strain Gauges**
- **Test Equipment**
- **Transducer Applications**
- **Temperature Measurement**
- **Electronic Scales**
- **Medical Instrumentation**
- **Resistance Temperature Detectors**
- **Precision Active Filters**

DESCRIPTION

OPA4188 operational amplifier proprietary auto-zeroing techniques to provide low offset voltage (25 µV, max), and near zero-drift over time and temperature. These miniature, highprecision, low quiescent current amplifiers offer high input impedance and rail-to-rail output swing within 15 mV of the rails. The input common-mode range includes the negative rail. Either single or dual supplies can be used in the range of +4.0 V to +36 V (±2 V to ±18 V).

The quad version is available in SO-14 and TSSOP-14 packages. All versions are specified for operation from -40°C to +125°C.



Zero-Drift Amplifier Portfolio

VERSION	PRODUCT	OFFSET VOLTAGE (μV)	OFFSET VOLTAGE DRIFT (µV/°C)	BANDWIDTH (MHz)
	OPA188 (4 V to 36 V)	25	0.085	2
Cinala	OPA333 (5 V)	10	0.05	0.35
Single	OPA378 (5 V)	50	0.25	0.9
	OPA735 (12 V)	5	0.05	1.6
	OPA2188 (4 V to 36 V)	25	0.085	2
Dual	OPA2333 (5 V)	10	0.05	0.35
Duai	OPA2378 (5 V)	50	0.25	0.9
	OPA2735 (12 V)	5	0.05	1.6
Ound	OPA4188 (4 V to 36 V)	25	0.085	2
Quad	OPA4330 (5 V)	50	0.25	0.35

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION(1)

PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
		D	-40°C to +125°C	OPA4188	OPA4188AID	Rails, 50
ODA 4400		D	-40°C 10 +125°C	UPA4166	OPA4188AIDR	Tape and Reel, 2500
OPA4188		DW	40°C to +425°C	ODA 4400	OPA4188AIPW	Rails, 90
	TSSOP-14	PW	–40°C to +125°C	OPA4188	OPA4188AIPWR	Tape and Reel, 2000

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT
Supply voltage		±20, 40 (single supply)	V
Signal input	Voltage	(V-) - 0.5 to $(V+) + 0.5$	V
terminals (2)	Current	±10	mA
Output short-circuit (3)		Continuous	
	Operating, T _A	-55 to +150	°C
Temperature range	Storage, T _{stg}	-65 to +150	°C
	Junction, T _J	+150	°C
Electrostatic	Human body model (HBM)	2	kV
discharge (ESD) ratings	Charged device model (CDM)	1	kV

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only and functional operation of the device at these or any other conditions beyond those specified is not implied.

(3) Short-circuit to ground, one amplifier per package.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current-limited to 10 mA or less.

www.ti.com

ELECTRICAL CHARACTERISTICS: High-Voltage Operation, $V_S = \pm 4$ V to ± 18 V ($V_S = +8$ V to ± 36 V)

At T_A = +25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

				C	OPA4188]
	PARAMETER	₹	CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
Vos	l				6	25	μV
dV _{OS} /dT	Input offset voltage		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.03	0.085	μV/°C
			$V_S = 4 \text{ V to } 36 \text{ V}, V_{CM} = V_S / 2$		0.075	0.3	μV/V
PSRR	Power-supply rejection	on ratio	$V_S = 4 \text{ V to } 36 \text{ V}, V_{CM} = V_S / 2,$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			0.3	μV/V
	Long-term stability				4 ⁽¹⁾		μV
	Channel separation,	dc			1		μV/V
INPUT BIA	S CURRENT					*	
			$V_{CM} = V_S / 2$		±160	±1400	pA
I _B	Input bias current		$T_A = -40$ °C to +125°C			±8	nA
					±320	±2800	pA
I _{OS}	Input offset current		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±6	nA
NOISE			17			I	
e _n	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		μV _{PP}
e _n	Input voltage noise d	lensity	f = 1 kHz		8.8		nV/ Hz
in	Input current noise d	-	f = 1 kHz		7		fA/Hz
	LTAGE RANGE						
V _{CM}	Common-mode volta	ge range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V-		(V+) - 1.5	V
		<u> </u>	(V-) < V _{CM} < (V+) - 1.5 V	120	134	` ,	dB
CMRR	Common-mode rejection ratio		(V-) + 0.5 V < V _{CM} < (V+) - 1.5 V, V _S = ±18 V	130	146		dB
			$(V-) + 0.5 \text{ V} < V_{CM} < (V+) - 1.5 \text{ V},$ $V_S = \pm 18 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	120	126		dB
INPUT IMP	PEDANCE						
		Differential			100 6		MΩ pF
	Input impedance	Common-mode			6 9.5		10 ¹² Ω pF
OPEN-LOC	OP GAIN	1					
	0 1 "		$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega$	130	136		dB
A _{OL}	Open-loop voltage ga	ain	$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	118	126		dB
FREQUEN	CY RESPONSE						
GBW	Gain-bandwidth prod	luct			2		MHz
SR	Slew rate		G = +1		0.8		V/µs
_	0	0.1%	V _S = ±18 V, G = 1, 10-V step		20		μs
t _s	Settling time	0.01%	V _S = ±18 V, G = 1, 10-V step		27		μs
	Overload recovery tir	me	$V_{IN} \times G = V_S$		1		μs
THD+N	Total harmonic distor	rtion + noise	1 kHz, G = 1, V _{OUT} = 1 V _{RMS}		0.0001		%

^{(1) 1000-}hour life test at +125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.



ELECTRICAL CHARACTERISTICS: High-Voltage Operation, $V_s = \pm 4 \text{ V}$ to $\pm 18 \text{ V}$ ($V_s = +8 \text{ V}$ to $\pm 36 \text{ V}$) (continued)

At T_A = +25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

				0	PA4188		
	PARAMETER	1	CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT							
			No load		6	15	mV
	Voltage output swing	from rail	$R_L = 10 \text{ k}\Omega$		220	250	mV
			$R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		310	350	mV
I _{SC}	Short-circuit current				±18		mA
Ro	Open-loop output res	sistance	f = 1 MHz, I _O = 0		120		Ω
C _{LOAD}	Capacitive load drive				1		nF
POWER S	SUPPLY						
Vs	Operating voltage rai	nge		4 to 36 (±	2 to ±18)		V
	0	liti/	$V_S = \pm 4 \text{ V to } V_S = \pm 18 \text{ V}$		415	475	μΑ
IQ	Quiescent current (pe	er amplifier)	$I_O = 0$ mA, $T_A = -40$ °C to +125°C			525	μA
TEMPERA	ATURE RANGE						
	Specified Temperature range Operating			-40		+125	°C
				-55		+150	°C
		Storage		-65		+150	°C

Product Folder Links: OPA4188

www.ti.com

ELECTRICAL CHARACTERISTICS: Low-Voltage Operation, $V_S = \pm 2 \ V$ to $< \pm 4 \ V$ ($V_S = +4 \ V$ to $< +8 \ V$)

At T_A = +25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

			-, s.v.s. 160ivi 100i 13 / -, s.v.s.	OPA4188				
	PARAMETER	₹	CONDITIONS	MIN TYP		MAX	UNIT	
OFFSET V	OLTAGE							
Vos					6	25	μV	
dV _{OS} /dT	Input offset voltage		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.03	0.085	μV/°C	
	-		$V_S = 4 \text{ V to } 36 \text{ V}, V_{CM} = V_S / 2$		0.075	0.3	μV/V	
PSRR	Power-supply rejection	on ratio	$V_S = 4 \text{ V to } 36 \text{ V}, V_{CM} = V_S / 2,$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			0.3	μV/V	
	Long-term stability				4 ⁽¹⁾		μV	
	Channel separation,	dc			1		μV/V	
INPUT BIA	AS CURRENT							
			$V_{CM} = V_S / 2$		±160	±1400	pА	
I _B	Input bias current		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±8	nA	
					±320	±2800	pА	
I _{OS}	Input offset current		$T_A = -40$ °C to +125°C			±6	nA	
NOISE			1					
e _n	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		μV _{PP}	
e _n	Input voltage noise of	lensity	f = 1 kHz		8.8		nV/ Hz	
i _n	Input current noise d	lensity	f = 1 kHz		7		fA/Hz	
INPUT VO	LTAGE RANGE		1					
V _{CM}	Common-mode volta	ige range		V-		(V+) - 1.5	V	
			$(V-) < V_{CM} < (V+) - 1.5 V$	106	114		dB	
CMRR	Common-mode rejection ratio		$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 2 V$	114	120		dB	
			$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 2 V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	108	120		dB	
INPUT IMF	PEDANCE							
	land the same days	Differential			100 6		$M\Omega \parallel pF$	
	Input impedance	Common-mode			6 9.5		$10^{12} \Omega \parallel pF$	
OPEN-LO	OP GAIN							
	0 1 1		$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega$	120	130		dB	
A _{OL}	Open-loop voltage g	ain	$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	110	120		dB	
FREQUEN	ICY RESPONSE							
GBW	Gain-bandwidth prod	luct			2		MHz	
SR	Slew rate		G = +1		0.8		V/µs	
	Overload recovery til	me	$V_{IN} \times G = V_{S}$		1		μs	
THD+N	Total harmonic disto	rtion + noise	1 kHz, G = 1, V _{OUT} = 1 V _{RMS}		0.0001		%	

^{(1) 1000-}hour life test at +125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.



ELECTRICAL CHARACTERISTICS:

Low-Voltage Operation, $V_S = \pm 2 \text{ V to } < \pm 4 \text{ V (V}_S = +4 \text{ V to } < +8 \text{ V) (continued)}$

At T_A = +25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

				O	PA4188		
	PARAMETER	1	CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT							
			No load		6	15	mV
	Voltage output swing	from rail	$R_L = 10 \text{ k}\Omega$		220	250	mV
			$R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		310	350	mV
I _{SC}	Short-circuit current				±18		mA
R _O	Open-loop output res	sistance	f = 1 MHz, I _O = 0		120		Ω
C _{LOAD}	Capacitive load drive				1		nF
POWER S	SUPPLY						
Vs	Operating voltage rai	nge		4 to 36 (±	2 to ±18)		V
	Outposent surrent (n.	or omplifier)	$V_S = \pm 2 \text{ V to } V_S = \pm 4 \text{ V}$		385	440	μΑ
IQ	Quiescent current (per amplifier)		$I_O = 0$ mA, $T_A = -40$ °C to +125°C			525	μΑ
TEMPERA	ATURE RANGE						
	Specified			-40		+125	°C
	Temperature range	Operating		-40		+125	°C
		Storage		-65		+150	°C


THERMAL INFORMATION

		OP	OPA4188			
	THERMAL METRIC ⁽¹⁾	D (SO)	PW (TSSOP)	UNITS		
		14 PINS	14 PINS			
θ_{JA}	Junction-to-ambient thermal resistance	93.2	106.9			
θ_{JCtop}	Junction-to-case (top) thermal resistance	51.8	24.4			
θ_{JB}	Junction-to-board thermal resistance	49.4	59.3	°C/W		
ΨЈТ	Junction-to-top characterization parameter	13.5	0.6	· C/vv		
ΨЈВ	Junction-to-board characterization parameter	42.2	54.3			
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	N/A			

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953. **PIN CONFIGURATION**

D, PW PACKAGES

D, PW PACKAGES SO-14, TSSOP-14 (TOP VIEW)





TYPICAL CHARACTERISTICS


Table 1. Characteristic Performance Measurements


DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4, Figure 5
Offset Voltage vs Power Supply	Figure 6
I _B and I _{OS} vs Common-Mode Voltage	Figure 7
Input Bias Current vs Temperature	Figure 8
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
CMRR and PSRR vs Frequency (Referred-to-Input)	Figure 10
CMRR vs Temperature	Figure 11, Figure 12
PSRR vs Temperature	Figure 13
0.1-Hz to 10-Hz Noise	Figure 14
Input Voltage Noise Spectral Density vs Frequency	Figure 15
THD+N Ratio vs Frequency	Figure 16
THD+N vs Output Amplitude	Figure 17
Quiescent Current vs Supply Voltage	Figure 18
Quiescent Current vs Temperature	Figure 19
Open-Loop Gain and Phase vs Frequency	Figure 20
Closed-Loop Gain vs Frequency	Figure 21
Open-Loop Gain vs Temperature	Figure 22
Open-Loop Output Impedance vs Frequency	Figure 23
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 24, Figure 25
No Phase Reversal	Figure 26
Positive Overload Recovery	Figure 27
Negative Overload Recovery	Figure 28
Small-Signal Step Response (100 mV)	Figure 29, Figure 30
Large-Signal Step Response	Figure 31, Figure 32
Large-Signal Settling Time (10-V Positive Step)	Figure 33
Large-Signal Settling Time (10-V Negative Step)	Figure 34
Short-Circuit Current vs Temperature	Figure 35
Maximum Output Voltage vs Frequency	Figure 36
Channel Separation vs Frequency	Figure 37
EMIRR IN+ vs Frequency	Figure 38





TYPICAL CHARACTERISTICS


 $V_S = \pm 18 \text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100 \text{ pF}$, unless otherwise noted.




















 $V_S = \pm 18 \text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100 \text{ pF}$, unless otherwise noted.







OUTPUT VOLTAGE SWING vs OUTPUT CURRENT (Maximum Supply)






CMRR vs TEMPERATURE







 $V_S = \pm 18 \text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100 \text{ pF}$, unless otherwise noted.







Figure 14.







Figure 16.







Figure 17.



 V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF, unless otherwise noted.










Figure 20.
























Figure 27.






Time (1 µs/div)


Submit Documentation Feedback

Figure 29.





 $V_{S} = \pm 18 \text{ V}, V_{CM} = V_{S} / 2, R_{LOAD} = 10 \text{ k}\Omega \text{ connected to } V_{S} / 2, \text{ and } C_{L} = 100 \text{ pF, unless otherwise noted.}$ LARGE-SIGNAL STEP RESPONSE LARGE-SIGNAL STEP RESPONSE



Time (50 μ s/div) Figure 31.








Figure 32.













 $V_S = \pm 18 \text{ V}, V_{CM} = V_S / 2, R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100 \text{ pF}$, unless otherwise noted. CHANNEL SEPARATION vs FREQUENCY

EMIRR IN+ vs FREQUENCY







APPLICATION INFORMATION

The OPA4188 operational amplifier combines precision offset and drift with excellent overall performance, making it ideal for many precision applications. The precision offset drift of only 0.085 μ V per degree Celsius provides stability over the entire temperature range. In addition, the device offers excellent overall performance with high CMRR, PSRR, and A_{OL} . As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

OPERATING CHARACTERISTICS

The OPA4188 is specified for operation from 4 V to 36 V (±2 V to ±18 V). Many of the specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

EMI REJECTION

The OPA4188 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA4188 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 39 shows the results of this testing on the OPA4188. Detailed information can also be found in the Application Report EMI Rejection Ratio of Operational Amplifiers (SBOA128), available for download from www.ti.com.




Figure 39. EMIRR Testing



GENERAL LAYOUT GUIDELINES

For best operational device performance, good printed circuit board (PCB) layout practices are recommended. Low-loss, 0.1-µF bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

PHASE-REVERSAL PROTECTION

The OPA4188 has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA4188 input prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 40.




Figure 40. No Phase Reversal

CAPACITIVE LOAD AND STABILITY

The OPA4188 dynamic characteristics have been optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the amplifier phase margin and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. Figure 41 and Figure 42 illustrate graphs of small-signal overshoot versus capacitive load for several values of R_{OUT} . Also, refer to the Applications Report, *Feedback Plots Define Op Amp AC Performance* (SBOA015), available for download from www.ti.com, for details of analysis techniques and application circuits.




Figure 41. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)




Figure 42. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)

www.ti.com

ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the Absolute Maximum Ratings. Figure 43 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 43. Input Current Protection

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation. However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.



APPLICATION EXAMPLES

The application examples of Figure 44 and Figure 45 highlight only a few of the circuits where the OPA4188 can be used.





Figure 44. Discrete INA + Attenuation for ADC with a 3.3-V Supply



(1) R_5 provides positive-varying excitation to linearize output.

Figure 45. RTD Amplifier with Linearization

www.ti.com

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision A (September 2012) to Revision B	Page
•	Changed maximum specification of second Input Bias Current, I_B parameter row in High-Voltage Electrical Characteristics table	3
•	Changed maximum specification of second Input Bias Current, I_B parameter row in Low-Voltage Electrical Characteristics table	5
•	Changed Input Impedance, Input impedance (Common-mode) parameter typical specification in Low-Voltage Electrical Characteristics table	5
Cl	nanges from Original (June2012) to Revision A	Page
•	Changed second to last Applications bullet	1





26-Jun-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
OPA4188AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples
OPA4188AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples
OPA4188AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples
OPA4188AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

26-Jun-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jul-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4188AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jul-2013



*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	OPA4188AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0	

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com