Micron M25P20 2Mb 3V Serial Flash Embedded Memory

Features

- SPI bus compatible serial interface
- 2Mb Flash memory
- 75 MHz clock frequency (maximum)
- 2.3V to 3.6V single supply voltage
- Page program (up to 256 bytes) in 0.8ms (TYP)
- Erase capability
  - Sector erase: 512Kb in 0.6s (TYP)
  - Bulk erase: 3s (TYP)
- Hardware write protection: protected area size defined by non-volatile bits BP0 and BP1
- Deep power down: 1µA (TYP)
- Electronic signature
  - JEDEC standard 2-byte signature (2012h)
  - Unique ID code (UID) and 16 bytes read-only, available upon customer request
- READ ELECTRONIC SIGNATURE command, one-byte signature (11h), for backward compability
- More than 20 years data retention
- Automotive grade parts available
- Packages (RoHS compliant)
  - SO8N (MN) 150 mils
  - V-PDFN8 (MP) MLP8 6mm x 5mm

Contents

List of Figures

List of Tables

Functional Description

The M25P20 is a 2Mb (256Kb x 8) serial Flash memory device with advanced write protection mechanisms accessed by a high speed SPI-compatible bus. The device supports high-performance commands for clock frequency up to 75MHz.

Note: 75 MHz operation is available only on the V_{CC} range 2.7V–3.6V.

The memory can be programmed 1 to 256 bytes at a time, using the PAGE PROGRAM command.

The memory is organized as 4 sectors, each containing 256 pages. Each page is 256 bytes wide. Thus, the whole memory can be viewed as consisting of 1024 pages, or 262,144 bytes.

The whole memory can be erased using the BULK ERASE command, or a sector at a time, using the SECTOR ERASE command.

In order to meet environmental requirements, these devices RoHS-compliant.

Figure 1: Logic Diagram



Figure 2: Pin Connections: SO8 and MLP8



Note: 1. There is an exposed central pad on the underside of the MLP8 package that is pulled internally to V_{SS}, and must not be connected to any other voltage or signal line on the PCB. The Package Mechanical section provides information on package dimensions and how to identify pin 1.

Table 1: Signal Names

Signal Name	Function	Direction
C	Serial clock	Input
DQ0	Serial data input	I/O
DQ1	Serial data output	I/O
S#	Chip select	Input
W#	Write protect	Input
HOLD#	Hold	Input
V_{CC}	Supply voltage	–
V_{SS}	Ground	–

Signal Descriptions

Table 2: Signal Descriptions

Signal	Type	Description
DQ1	Output	**Serial data:** The DQ1 output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock (C).
DQ0	Input	**Serial data:** The DQ0 input signal is used to transfer data serially into the device. It receives commands, addresses, and the data to be programmed. Values are latched on the rising edge of the serial clock (C).
C	Input	**Clock:** The C input signal provides the timing of the serial interface. Commands, addresses, or data present at serial data input (DQ0) is latched on the rising edge of the serial clock (C). Data on DQ1 changes after the falling edge of C.
S#	Input	**Chip select:** When the S# input signal is HIGH, the device is deselected and DQ1 is at HIGH impedance. Unless an internal PROGRAM, ERASE, or WRITE STATUS REGISTER cycle is in progress, the device will be in the standby power mode (not the DEEP POWER-DOWN mode). Driving S# LOW enables the device, placing it in the active power mode. After power-up, a falling edge on S# is required prior to the start of any command.
HOLD#	Input	**Hold:** The HOLD# signal is used to pause any serial communications with the device without deselecting the device. During the hold condition, DQ1 is High-Z. DQ0 and C are "Don't Care." To start the hold condition, the device must be selected, with S# driven LOW.
W#	Input	**Write protect:** The W# input signal is used to freeze the size of the area of memory that is protected against program or erase commands as specified by the values in BP1, and BP0 bits of the Status Register.
V_{CC}	Power	**Device core power supply:** Source voltage.
V_{SS}	Ground	**Ground:** Reference for the V_{CC} supply voltage.

SPI Modes

These devices can be driven by a microcontroller with its serial peripheral interface (SPI) running in either of the following two SPI modes:

- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of serial clock (C), and output data is available from the falling edge of C.

The difference between the two modes is the clock polarity when the bus master is in STANDBY mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

Figure 3: SPI Modes Supported



Because only one device is selected at a time, only one device drives the serial data output (DQ1) line at a time, while the other devices are HIGH-Z. An example of three devices connected to an MCU on an SPI bus is shown here.

Figure 4: Bus Master and Memory Devices on the SPI Bus



Notes:
1. WRITE PROTECT (W#) and HOLD# should be driven HIGH or LOW as appropriate.
2. Resistors (R) ensure that the memory device is not selected if the bus master leaves the S# line HIGH-Z.
3. The bus master may enter a state where all I/O are HIGH-Z at the same time; for example, when the bus master is reset. Therefore, C must be connected to an external pull-down resistor so that when all I/O are HIGH-Z, S# is pulled HIGH while C is pulled LOW. This ensures that S# and C do not go HIGH at the same time and that the ^{t}SHCH requirement is met.
4. The typical value of R is 100 kΩ, assuming that the time constant R × C_p (C_p = parasitic capacitance of the bus line) is shorter than the time during which the bus master leaves the SPI bus HIGH-Z.
5. Example: Given that C_p = 50 pF (R × C_p = 5µs), the application must ensure that the bus master never leaves the SPI bus HIGH-Z for a time period shorter than 5µs.

Operating Features

Page Programming

To program one data byte, two commands are required: WRITE ENABLE, which is one byte, and a PAGE PROGRAM sequence, which is four bytes plus data. This is followed by the internal PROGRAM cycle of duration t_{PP}. To spread this overhead, the PAGE PROGRAM command allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided they lie in consecutive addresses on the same page of memory. To optimize timings, it is recommended to use the PAGE PROGRAM command to program all consecutive targeted bytes in a single sequence than to use several PAGE PROGRAM sequences with each containing only a few bytes.

Sector Erase, Bulk Erase

The PAGE PROGRAM command allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time using the SECTOR ERASE command, or throughout the entire memory using the BULK ERASE command. This starts an internal ERASE cycle of duration t_{SSE}, t_{SE} or t_{BE}. The ERASE command must be preceded by a WRITE ENABLE command.

Polling during a Write, Program, or Erase Cycle

An improvement in the time to complete the following commands can be achieved by not waiting for the worst case delay (t_W, t_{PP}, t_{SE}, or t_{BE}).

- WRITE STATUS REGISTER
- PROGRAM
- ERASE (SECTOR ERASE, BULK ERASE)

The write in progress (WIP) bit is provided in the status register so that the application program can monitor this bit in the status register, polling it to establish when the previous WRITE cycle, PROGRAM cycle, or ERASE cycle is complete.

Active Power, Standby Power, and Deep Power-Down

When chip select (S#) is LOW, the device is selected, and in the ACTIVE POWER mode. When S# is HIGH, the device is deselected, but could remain in the ACTIVE POWER mode until all internal cycles have completed (PROGRAM, ERASE, WRITE STATUS REGISTER). The device then goes in to the STANDBY POWER mode. The device consumption drops to I_{CC1}.

The DEEP POWER-DOWN mode is entered when the DEEP POWER-DOWN command is executed. The device consumption drops further to I_{CC2}. The device remains in this mode until the RELEASE FROM DEEP POWER-DOWN command is executed. While in the DEEP POWER-DOWN mode, the device ignores all WRITE, PROGRAM, and ERASE commands. This provides an extra software protection mechanism when the device is not in active use, by protecting the device from inadvertent WRITE, PROGRAM, or ERASE operations. For further information, see the DEEP POWER DOWN command.

Status Register

The status register contains a number of status and control bits that can be read or set (as appropriate) by specific commands. For a detailed description of the status register bits, see the READ STATUS REGISTER command.

Data Protection by Protocol

Non-volatile memory is used in environments that can include excessive noise. The following capabilities help protect data in these noisy environments.

Power on reset and an internal timer (t_{PUW}) can provide protection against inadvertent changes while the power supply is outside the operating specification.

PROGRAM, ERASE, and WRITE STATUS REGISTER commands are checked before they are accepted for execution to ensure they consist of a number of clock pulses that is a multiple of eight.

All commands that modify data must be preceded by a WRITE ENABLE command to set the write enable latch (WEL) bit.

In addition to the low power consumption feature, the DEEP POWER-DOWN mode offers extra software protection since all WRITE, PROGRAM, and ERASE commands are ignored when the device is in this mode.

Software Data Protection

Memory can be configured as read-only using the block protect bits (BP1, BP0) as shown in the Protected Area Sizes table.

Hardware Data Protection

Hardware data protection is implemented using the write protect signal applied on the W# pin. This freezes the status register in a read-only mode. In this mode, the block protect (BP) bits and the status register write disable bit (SRWD) are protected.

Table 3: Protected Area Sizes

Status Register Content		Memory Content	
BP Bit 1	**BP Bit 0**	**Protected Area**	**Unprotected Area**
0	0	none	All sectors (sectors 0 to 3)
0	1	Upper 4th (sector 3)	Lower 3/4ths (sectors 0 to 2)
1	0	Upper half (sectors 2 and 3)	Lower half (sectors 0 and 1)
1	1	All sectors (sectors 0 to 3)	none

Note: 1. 0 0 = unprotected area (sectors): The device is ready to accept a BULK ERASE command only if all block protect bits (BP1, BP0) are 0.

Hold Condition

The HOLD# signal is used to pause any serial communications with the device without resetting the clocking sequence. However, taking this signal LOW does not terminate any WRITE STATUS REGISTER, PROGRAM, or ERASE cycle that is currently in progress.

To enter the hold condition, the device must be selected, with S# LOW. The hold condition starts on the falling edge of the HOLD# signal, if this coincides with serial clock (C) being LOW. The hold condition ends on the rising edge of the HOLD# signal, if this coincides with C being LOW. If the falling edge does not coincide with C being LOW, the hold condition starts after C next goes LOW. Similarly, if the rising edge does not coincide with C being LOW, the hold condition ends after C next goes LOW.

During the hold condition, DQ1 is HIGH impedance while DQ0 and C are Don't Care. Typically, the device remains selected with S# driven LOW for the duration of the hold condition. This ensures that the state of the internal logic remains unchanged from the moment of entering the hold condition. If S# goes HIGH while the device is in the hold condition, the internal logic of the device is reset. To restart communication with the device, it is necessary to drive HOLD# HIGH, and then to drive S# LOW. This prevents the device from going back to the hold condition.

Figure 5: Hold Condition Activation



Configuration and Memory Map

Memory Configuration and Block Diagram

Each page of memory can be individually programmed; bits are programmed from 1 to 0. The device is sector or bulk-erasable, but not page-erasable; bits are erased from 0 to 1. The memory is configured as follows:

- 262,144 bytes (8 bits each)
- 4 sectors (256 pages each)
- 1024 pages (256 bytes each)

Figure 6: Block Diagram



Memory Map – 2Mb Density

Table 4: Sectors 3:0

Sector	Address Range	
	Start	End
3	0003 0000	0003 FFFF
2	0002 0000	0002 FFFF
1	0001 0000	0001 FFFF
0	0000 0000	0000 FFFF

Command Set Overview

All commands, addresses, and data are shifted in and out of the device, most significant bit first.

Serial data inputs DQ0 and DQ1 are sampled on the first rising edge of serial clock (C) after chip select (S#) is driven LOW. Then, the one-byte command code must be shifted in to the device, most significant bit first, on DQ0 and DQ1, each bit being latched on the rising edges of C.

Every command sequence starts with a one-byte command code. Depending on the command, this command code might be followed by address or data bytes, by address and data bytes, or by neither address or data bytes. For the following commands, the shifted-in command sequence is followed by a data-out sequence. S# can be driven HIGH after any bit of the data-out sequence is being shifted out.

- READ DATA BYTES (READ)
- READ DATA BYTES at HIGHER SPEED
- READ STATUS REGISTER
- READ IDENTIFICATION
- RELEASE from DEEP POWER-DOWN

For the following commands, S# must be driven HIGH exactly at a byte boundary. That is, after an exact multiple of eight clock pulses following S# being driven LOW, S# must be driven HIGH. Otherwise, the command is rejected and not executed.

- PAGE PROGRAM
- SECTOR ERASE
- BULK ERASE
- WRITE STATUS REGISTER
- WRITE ENABLE
- WRITE DISABLE
- DEEP POWER-DOWN

All attempts to access the memory array are ignored during a WRITE STATUS REGISTER command cycle, a PROGRAM command cycle, or an ERASE command cycle. In addition, the internal cycle for each of these commands continues unaffected.

Table 5: Command Set Codes

Command Name	One-Byte Command Code		Bytes		
			Address	Dummy	Data
WRITE ENABLE	0000 0110	06h	0	0	0
WRITE DISABLE	0000 0100	04h	0	0	0
READ IDENTIFICATION	1001 1111	9Fh	0	0	1 to 20
	1001 1110	9Eh			1 to 20
READ STATUS REGISTER	0000 0101	05h	0	0	1 to ∞
WRITE STATUS REGISTER	0000 0001	01h	0	0	1
READ DATA BYTES	0000 0011	03h	3	0	1 to ∞
READ DATA BYTES at HIGHER SPEED	0000 1011	0Bh	3	1	1 to ∞
PAGE PROGRAM	0000 0010	02h	3	0	1 to 256
SECTOR ERASE	1101 1000	D8h	3	0	0
BULK ERASE	1100 0111	C7h	0	0	0
DEEP POWER-DOWN	1011 1001	B9h	0	0	0
RELEASE from DEEP POWER-DOWN	1010 1011	ABh	0	0	0
RELEASE from DEEP POWER-DOWN and READ ELECTRONIC SIGNATURE	1010 1011	ABh	0	3	1 to ∞

Note: 1. The Read Identification (RDID) instruction is available only in products with Process Technology code X and 4.

WRITE ENABLE

The WRITE ENABLE command sets the write enable latch (WEL) bit.

The WEL bit must be set before execution of every PROGRAM, ERASE, and WRITE command.

The WRITE ENABLE command is entered by driving chip select (S#) LOW, sending the command code, and then driving S# HIGH.

Figure 7: WRITE ENABLE Command Sequence



WRITE DISABLE

The WRITE DISABLE command resets the write enable latch (WEL) bit.

The WRITE DISABLE command is entered by driving chip select (S#) LOW, sending the command code, and then driving S# HIGH.

The WEL bit is reset under the following conditions:

- Power-up
- Completion of any ERASE operation
- Completion of any PROGRAM operation
- Completion of any WRITE REGISTER operation
- Completion of WRITE DISABLE operation

Figure 8: WRITE DISABLE Command Sequence



READ IDENTIFICATION

The READ IDENTIFICATION command reads the following device identification data:

- Manufacturer identification (1 byte): This is assigned by JEDEC.
- Device identification (2 bytes): This is assigned by device manufacturer; the first byte indicates memory type and the second byte indicates device memory capacity.
- A Unique ID code (UID) (17 bytes,16 available upon customer request): The first byte contains length of data to follow; the remaining 16 bytes contain optional Customized Factory Data (CFD) content.

Table 6: READ IDENTIFICATION Data Out Sequence

Manufacturer Identification	Device Identification		UID	
	Memory Type	Memory Capacity	CFD Length	CFD Content
20h	20h	12h	10h	16 bytes

A READ IDENTIFICATION command is not decoded while an ERASE or PROGRAM cycle is in progress and has no effect on a cycle in progress. The READ IDENTIFICATION command must not be issued while the device is in DEEP POWER-DOWN mode.

The device is first selected by driving S# LOW. Then the 8-bit command code is shifted in and content is shifted out on DQ1 as follows: the 24-bit device identification that is stored in the memory, the 8-bit CFD length, followed by 16 bytes of CFD content. Each bit is shifted out during the falling edge of serial clock (C).

The READ IDENTIFICATION command is terminated by driving S# HIGH at any time during data output. When S# is driven HIGH, the device is put in the STANDBY POWER mode and waits to be selected so that it can receive, decode, and execute commands.

Figure 9: READ IDENTIFICATION Command Sequence



READ STATUS REGISTER

The READ STATUS REGISTER command allows the status register to be read. The status register may be read at any time, even while a PROGRAM, ERASE, or WRITE STATUS REGISTER cycle is in progress. When one of these cycles is in progress, it is recommended to check the write in progress (WIP) bit before sending a new command to the device. It is also possible to read the status register continuously.

Figure 10: READ STATUS REGISTER Command Sequence



Figure 11: Status Register Format



WIP Bit

The write in progress (WIP) bit indicates whether the memory is busy with a WRITE STATUS REGISTER cycle, a PROGRAM cycle, or an ERASE cycle. When the WIP bit is set to 1, a cycle is in progress; when the WIP bit is set to 0, a cycle is not in progress.

WEL Bit

The write enable latch (WEL) bit indicates the status of the internal write enable latch. When the WEL bit is set to 1, the internal write enable latch is set; when the WEL bit is set to 0, the internal write enable latch is reset and no WRITE STATUS REGISTER, PROGRAM, or ERASE command is accepted.

Block Protect Bits

The block protect bits are non-volatile. They define the size of the area to be software protected against PROGRAM and ERASE commands. The block protect bits are written with the WRITE STATUS REGISTER command.

When one or more of the block protect bits is set to 1, the relevant memory area, as defined in the Protected Area Sizes table, becomes protected against PAGE PROGRAM and SECTOR ERASE commands. The block protect bits can be written provided that the HARDWARE PROTECTED mode has not been set. The BULK ERASE command is executed only if all block protect bits are 0.

SRWD Bit

The status register write disable (SRWD) bit is operated in conjunction with the write protect (W#) signal. When the SRWD bit is set to 1 and W# is driven LOW, the device is put in the hardware protected mode. In the hardware protected mode, the non-volatile bits of the status register (SRWD, and the block protect bits) become read-only bits and the WRITE STATUS REGISTER command is no longer accepted for execution.

WRITE STATUS REGISTER

The WRITE STATUS REGISTER command allows new values to be written to the status register. Before the WRITE STATUS REGISTER command can be accepted, a WRITE ENABLE command must have been executed previously. After the WRITE ENABLE command has been decoded and executed, the device sets the write enable latch (WEL) bit.

The WRITE STATUS REGISTER command is entered by driving chip select (S#) LOW, followed by the command code and the data byte on serial data input (DQ0). The WRITE STATUS REGISTER command has no effect on b6, b5, b4, b1, and b0 of the status register. The status register b6, b5, and b4 are always read as '0'. S# must be driven HIGH after the eighth bit of the data byte has been latched in. If not, the WRITE STATUS REGISTER command is not executed.

Figure 12: WRITE STATUS REGISTER Command Sequence



As soon as S# is driven HIGH, the self-timed WRITE STATUS REGISTER cycle is initiated; its duration is t_W. While the WRITE STATUS REGISTER cycle is in progress, the status register may still be read to check the value of the write in progress (WIP) bit. The WIP bit is 1 during the self-timed WRITE STATUS REGISTER cycle, and is 0 when the cycle is completed. Also, when the cycle is completed, the WEL bit is reset.

The WRITE STATUS REGISTER command allows the user to change the values of the block protect bits (BP1, BP0). Setting these bit values defines the size of the area that is to be treated as read-only, as defined in the Protected Area Sizes table.

The WRITE STATUS REGISTER command also allows the user to set and reset the status register write disable (SRWD) bit in accordance with the write protect (W#) signal. The SRWD bit and the W# signal allow the device to be put in the HARDWARE PROTECTED (HPM) mode. The WRITE STATUS REGISTER command is not executed once the HPM is entered. The options for enabling the status register protection modes are summarized here.

Table 7: Status Register Protection Modes

W# Signal	SRWD Bit	Protection Mode (PM)	Status Register Write Protection	Memory Content		Notes
				Protected Area	Unprotected Area	
1	0	SOFTWARE PROTECTED mode (SPM)	Software protection	Commands not accepted	Commands accepted	1, 2, 3
0	0					
1	1					
0	1	HARDWARE PROTECTED mode (HPM)	Hardware protection	Commands not accepted	Commands accepted	3, 4, 5,

Notes:
1. Software protection: status register is writable (SRWD, BP1, and BP0 bit values can be changed) if the WRITE ENABLE command has set the WEL bit.
2. PAGE PROGRAM, SECTOR ERASE, AND BULK ERASE commands are not accepted.
3. PAGE PROGRAM and SECTOR ERASE commands can be accepted.
4. Hardware protection: status register is not writable (SRWD, BP1, and BP0 bit values cannot be changed).
5. PAGE PROGRAM, SECTOR ERASE, AND BULK ERASE commands are not accepted.

When the SRWD bit of the status register is 0 (its initial delivery state), it is possible to write to the status register provided that the WEL bit has been set previously by a WRITE ENABLE command, regardless of whether the W# signal is driven HIGH or LOW. When the status register SRWD bit is set to 1, two cases need to be considered depending on the state of the W# signal:

- If the W# signal is driven HIGH, it is possible to write to the status register provided that the WEL bit has been set previously by a WRITE ENABLE command.
- If the W# signal is driven LOW, it is not possible to write to the status register even if the WEL bit has been set previously by a WRITE ENABLE command. Therefore, attempts to write to the status register are rejected, and are not accepted for execution. The result is that all the data bytes in the memory area that have been put in SPM by the status register block protect bits (BP1, BP0) are also hardware protected against data modification.

Regardless of the order of the two events, the HPM can be entered in either of the following ways:

- Setting the status register SRWD bit after driving the W# signal LOW
- Driving the W# signal LOW after setting the status register SRWD bit.

The only way to exit the HPM is to pull the W# signal HIGH. If the W# signal is permanently tied HIGH, the HPM can never be activated. In this case, only the SPM is available, using the status register block protect bits (BP1, BP0).

READ DATA BYTES

The device is first selected by driving chip select (S#) LOW. The command code for READ DATA BYTES is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of serial clock (C). Then the memory contents at that address is shifted out on serial data output (DQ1), each bit being shifted out at a maximum frequency f_R during the falling edge of C.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Therefore, the entire memory can be read with a single READ DATA BYTES command. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The READ DATA BYTES command is terminated by driving S# HIGH. S# can be driven HIGH at any time during data output. Any READ DATA BYTES command issued while an ERASE, PROGRAM, or WRITE cycle is in progress is rejected without any effect on the cycle that is in progress.

Figure 13: READ DATA BYTES Command Sequence



Note: 1. Cx = 7 + (A[MAX] + 1).

READ DATA BYTES at HIGHER SPEED

The device is first selected by driving chip select (S#) LOW. The command code for the READ DATA BYTES at HIGHER SPEED command is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of serial clock (C). Then the memory contents at that address are shifted out on serial data output (DQ1) at a maximum frequency f_C, during the falling edge of C.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Therefore, the entire memory can be read with a single READ DATA BYTES at HIGHER SPEED command. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The READ DATA BYTES at HIGHER SPEED command is terminated by driving S# HIGH. S# can be driven HIGH at any time during data output. Any READ DATA BYTES at HIGHER SPEED command issued while an ERASE, PROGRAM, or WRITE cycle is in progress is rejected without any effect on the cycle that is in progress.

Figure 14: READ DATA BYTES at HIGHER SPEED Command Sequence



Note: 1. Cx = 7 + (A[MAX] + 1).

PAGE PROGRAM

The PAGE PROGRAM command allows bytes in the memory to be programmed, which means the bits are changed from 1 to 0. Before a PAGE PROGRAM command can be accepted a WRITE ENABLE command must be executed. After the WRITE ENABLE command has been decoded, the device sets the write enable latch (WEL) bit.

The PAGE PROGRAM command is entered by driving chip select (S#) LOW, followed by the command code, three address bytes, and at least one data byte on serial data input (DQ0).

If the eight least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page; that is, from the address whose eight least significant bits (A7-A0) are all zero. S# must be driven LOW for the entire duration of the sequence.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without any effects on the other bytes of the same page.

For optimized timings, it is recommended to use the PAGE PROGRAM command to program all consecutive targeted bytes in a single sequence rather than to use several PAGE PROGRAM sequences, each containing only a few bytes.

S# must be driven HIGH after the eighth bit of the last data byte has been latched in. Otherwise the PAGE PROGRAM command is not executed.

As soon as S# is driven HIGH, the self-timed PAGE PROGRAM cycle is initiated; the cycles's duration is t_{PP}. While the PAGE PROGRAM cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The WIP bit is 1 during the self-timed PAGE PROGRAM cycle, and 0 when the cycle is completed. At some unspecified time before the cycle is completed, the write enable latch (WEL) bit is reset.

A PAGE PROGRAM command is not executed if it applies to a page protected by the block protect bits BP1, and BP0.

Figure 15: PAGE PROGRAM Command Sequence



Note: 1. Cx = 7 + (A[MAX] + 1).

SECTOR ERASE

The SECTOR ERASE command sets to 1 (FFh) all bits inside the chosen sector. Before the SECTOR ERASE command can be accepted, a WRITE ENABLE command must have been executed previously. After the WRITE ENABLE command has been decoded, the device sets the write enable latch (WEL) bit.

The SECTOR ERASE command is entered by driving chip select (S#) LOW, followed by the command code, and three address bytes on serial data input (DQ0). Any address inside the sector is a valid address for the SECTOR ERASE command. S# must be driven LOW for the entire duration of the sequence.

S# must be driven HIGH after the eighth bit of the last address byte has been latched in. Otherwise the SECTOR ERASE command is not executed. As soon as S# is driven HIGH, the self-timed SECTOR ERASE cycle is initiated; the cycle's duration is t_{SE}. While the SECTOR ERASE cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The WIP bit is 1 during the self-timed SECTOR ERASE cycle, and is 0 when the cycle is completed. At some unspecified time before the cycle is completed, the WEL bit is reset.

A SECTOR ERASE command is not executed if it applies to a sector that is hardware or software protected.

Figure 16: SECTOR ERASE Command Sequence



Note: 1. Cx = 7 + (A[MAX] + 1).

BULK ERASE

The BULK ERASE command sets all bits to 1 (FFh). Before the BULK ERASE command can be accepted, a WRITE ENABLE command must have been executed previously. After the WRITE ENABLE command has been decoded, the device sets the write enable latch (WEL) bit.

The BULK ERASE command is entered by driving chip select (S#) LOW, followed by the command code on serial data input (DQ0). S# must be driven LOW for the entire duration of the sequence.

S# must be driven HIGH after the eighth bit of the command code has been latched in. Otherwise the BULK ERASE command is not executed. As soon as S# is driven HIGH, the self-timed BULK ERASE cycle is initiated; the cycle's duration is t_{BE}. While the BULK ERASE cycle is in progress, the status register may be read to check the value of the write In progress (WIP) bit. The WIP bit is 1 during the self-timed BULK ERASE cycle, and is 0 when the cycle is completed. At some unspecified time before the cycle is completed, the WEL bit is reset.

The BULK ERASE command is executed only if all block protect (BP1, BP0) bits are 0. The BULK ERASE command is ignored if one or more sectors are protected.

Figure 17: BULK ERASE Command Sequence



DEEP POWER-DOWN

Executing the DEEP POWER-DOWN command is the only way to put the device in the lowest power consumption mode, the DEEP POWER-DOWN mode. The DEEP POWER-DOWN command can also be used as a software protection mechanism while the device is not in active use because in the DEEP POWER-DOWN mode the device ignores all WRITE, PROGRAM, and ERASE commands.

Driving chip select (S#) HIGH deselects the device, and puts it in the STANDBY POWER mode if there is no internal cycle currently in progress. Once in STANDBY POWER mode, the DEEP POWER-DOWN mode can be entered by executing the DEEP POWER-DOWN command, subsequently reducing the standby current from I_{CC1} to I_{CC2}.

Once the device has entered the DEEP POWER-DOWN mode, all commands are ignored except the RELEASE from DEEP POWER-DOWN and READ ELECTRONIC SIGNATURE (RES) commands. These commands release the device from this mode.

The RELEASE from DEEP POWER-DOWN and READ ELECTRONIC SIGNATURE (RES) commands and the READ IDENTIFICATION (RDID) command also allow the Electronic Signature of the device to be output on Serial Data Output (Q).

The DEEP POWER-DOWN mode stops automatically at power-down. The device always powers up in STANDBY POWER mode.

The DEEP POWER-DOWN command is entered by driving S# LOW, followed by the command code on serial data input (DQ0). S# must be driven LOW for the entire duration of the sequence.

S# must be driven HIGH after the eighth bit of the command code has been latched in. Otherwise the DEEP POWER-DOWN command is not executed. As soon as S# is driven HIGH, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the DEEP POWER-DOWN mode is entered.

Any DEEP POWER-DOWN command issued while an ERASE, PROGRAM, or WRITE cycle is in progress is rejected without any effect on the cycle that is in progress.

Figure 18: DEEP POWER-DOWN Command Sequence



RELEASE from Deep Power-Down

Once the device has entered deep power-down mode, all commands are ignored except RELEASE from deep power-down. Executing either of these commands takes the device out of the deep power-down mode. Except while an ERASE, PROGRAM, or WRITE STATUS REGISTER cycle is in progress, the RELEASE from deep power-down command always provides access to the 8-bit electronic signature of the device, and can be applied even if the deep power-down mode has not been entered.

Each command is executed by first driving S LOW to select the device. The command code is followed by 3 dummy bytes, each bit being latched-in on DQ0 during the rising edge of C. Then, the 8-bit electronic signature, stored in the memory, is shifted out on DQ1, each bit being shifted out during the falling edge of C.

S must be driven LOW the entire duration of the sequence for the electronic signature to be read. However, driving S# HIGH after the command code, but before the entire 8-bit electronic signature has been output for the first time, still ensures that the device is put into standby mode.

The RELEASE from deep power-down command is terminated by driving S# HIGH after the electronic signature has been read at least once. Sending additional clock cycles on C, while S is driven LOW, causes the electronic signature to be output repeatedly.

When S# is driven HIGH, the device is put in standby mode immediately unless it was previously in deep power-down mode. If previously in deep power-down mode, the device transitions to standby mode with delay as follows:

- When S# is driven HIGH before the electronic signature is read, transition to standby mode is delayed by t_{RES1}, as shown in the RELEASE from deep power-down command sequence. S# must remain HIGH for at least t_{RES1}(MAX).
- When S# is driven HIGH after the electronic signature is read, transition to standby mode is delayed by t_{RES2}. S# must remain HIGH for at least t_{RES2}(MAX), as specified in the AC Characteristics tables.

Once in standby mode, the device waits to be selected so that it can receive, decode, and execute instructions. Any release from deep power-down command issued while an ERASE, PROGRAM, or WRITE cycle is in progress is rejected and has no effect on the cycle in progress.

Figure 19: RELEASE from Deep Power-Down Sequence



Power-Up/Down and Supply Line Decoupling

At power-up and power-down, the device must not be selected; that is, chip select (S#) must follow the voltage applied on V_{CC} until V_{CC} reaches the correct value:

- $V_{CC, min}$ at power-up, and then for a further delay of t_{VSL}
- V_{SS} at power-down

A safe configuration is provided in the SPI Modes section.

To avoid data corruption and inadvertent write operations during power-up, a power-on-reset (POR) circuit is included. The logic inside the device is held reset while V_{CC} is less than the POR threshold voltage, V_{WI} – all operations are disabled, and the device does not respond to any instruction. Moreover, the device ignores the following instructions until a time delay of ^{t}PUW has elapsed after the moment that V_{CC} rises above the V_{WI} threshold:

- WRITE ENABLE
- PAGE PROGRAM
- SECTOR ERASE
- BULK ERASE
- WRITE STATUS REGISTER

However, the correct operation of the device is not guaranteed if, by this time, V_{CC} is still below $V_{CC.min}$. No WRITE STATUS REGISTER, PROGRAM, or ERASE instruction should be sent until:

- ^{t}PUW after V_{CC} has passed the V_{WI} threshold
- ^{t}VSL after V_{CC} has passed the $V_{CC,min}$ level

If the time, ^{t}VSL, has elapsed, after V_{CC} rises above $V_{CC,min}$, the device can be selected for READ instructions even if the ^{t}PUW delay has not yet fully elapsed.

Figure 20: Power-Up Timing



After power-up, the device is in the following state:

- Standby power mode (not the deep power-down mode)
- Write enable latch (WEL) bit is reset

Normal precautions must be taken for supply line decoupling to stabilize the V_{CC} supply. Each device in a system should have the V_{CC} line decoupled by a suitable capacitor close to the package pins; generally, this capacitor is of the order of 0.1µF.

At power-down, when V_{CC} drops from the operating voltage to below the POR threshold voltage V_{WI}, all operations are disabled and the device does not respond to any instruction.

Note: If power-down occurs while a WRITE, PROGRAM, or ERASE cycle is in progress, some data corruption may result.

Power-Up Timing and Write Inhibit Voltage Threshold Specifications

Table 8: Power-Up Timing and V_{WI} Threshold

Symbol	Parameter	Min	Max	Unit
t_{VSL}	V_{CC}(min) to S# LOW	10	–	µs
t_{PUW}	Time delay to write instruction	1.0	10	ms
V_{WI}	Write Inhibit voltage (device grade 6)	1.0	2.1	V
V_{WI}	Write Inhibit voltage (device grade 3)	1.0	2.1	V

Note: 1. Parameters are characterized only.

Maximum Ratings and Operating Conditions

Caution: Stressing the device beyond the absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device beyond any specification or condition in the operating sections of this datasheet is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 9: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Notes
T_{STG}	Storage temperature	–65	150	°C	
T_{LEAD}	Lead temperature during soldering	–	See note	°C	1
V_{IO}	Input and output voltage (with respect to ground)	–0.6	V_{CC} + 0.6	V	2
V_{CC}	Supply voltage	–0.6	4.0	V	
V_{ESD}	Electrostatic discharge voltage (Human Body model)	–2000	2000	V	3

Notes:
1. The T_{LEAD} signal is compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the Micron RoHS compliant 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.
2. The minimum voltage may reach the value of –2V for no more than 20ns during transitions; the maximum may reach the value of V_{CC} +2V for no more than 20ns during transitions.
3. The V_{ESD} signal: JEDEC Std JESD22-A114A (C1 = 100pF, R1 = 1500Ω, R2 = 500Ω).

Table 10: Operating Conditions

Symbol	Parameter	Min	Max	Unit	Notes
V_{CC}	Supply voltage	2.3	3.6	V	on page
T_A	Ambient operating temperature (grade 6)	–40	85	°C	
	Ambient operating temperature (grade 3)	–40	125	°C	

Table 11: Data Retention and Endurance

Symbol	Condition	Min	Max	Unit
Program/Erase Cycles	Grade 6	100,000	–	Cycles per sector
	Grade 3	100,000	–	
Data Retention	at 55°C	20	–	Years

Electrical Characteristics

Table 12: DC Current Specifications (Device Grade 6)

Symbol	Parameter	Test Conditons	Min	Max	Units
I_{LI}	Input leakage current	–	–	±2	µA
I_{LO}	Output leakage current	–	–	±2	µA
I_{CC1}	Standby current	S# = V_{CC}, V_{IN} = V_{SS} or V_{CC}	–	50	µA
I_{CC2}	Deep power-down current	S# = V_{CC}, V_{IN} = V_{SS} or V_{CC}	–	5	µA
I_{CC3}	Operating current (READ)	C = 0.1V_{CC} / 0.9V_{CC} at 40 MHz and 75 MHz, DQ1 = open	–	8	mA
		C = 0.1V_{CC} / 0.9V_{CC} at 20 MHz, DQ1 = open	–	4	mA
I_{CC4}	Operating current (PAGE PROGRAM)	S# = V_{CC}	–	15	mA
I_{CC5}	Operating current (WRITE STATUS REGISTER)	S# = V_{CC}	–	15	mA
I_{CC6}	Operating current (SECTOR ERASE)	S# = V_{CC}	–	15	mA
I_{CC7}	Operating current (BULK ERASE)	S# = V_{CC}	–	15	mA

Table 13: DC Current Specifications (Device Grade 3)

Symbol	Parameter	Test Conditons	Min	Max	Units
I_{LI}	Input leakage current	–	–	±2	µA
I_{LO}	Output leakage current	–	–	±2	µA
I_{CC1}	Standby current	S# = V_{CC}, V_{IN} = V_{SS} or V_{CC}	–	100	µA
I_{CC2}	Deep power-down current	S# = V_{CC}, V_{IN} = V_{SS} or V_{CC}	–	50	µA
I_{CC3}	Operating current (READ)	C = 0.1V_{CC} / 0.9V_{CC} at 25 MHz, DQ1 = open	–	8	mA
		C = 0.1V_{CC} / 0.9V_{CC} at 20 MHz, DQ1 = open	–	4	mA
I_{CC4}	Operating current (PAGE PROGRAM)	S# = V_{CC}	–	15	mA
I_{CC5}	Operating current (WRITE STATUS REGISTER)	S# = V_{CC}	–	15	mA
I_{CC6}	Operating current (SECTOR ERASE)	S# = V_{CC}	–	15	mA
I_{CC7}	Operating current (BULK ERASE)	S# = V_{CC}	–	15	mA

Table 14: DC Voltage Specifications

Symbol	Parameter	Test Conditons	Min	Max	Units
V_{IL}	Input LOW voltage	–	–0.5	0.3V_{CC}	V
V_{IH}	Input HIGH voltage	–	0.7 V_{CC}	V_{CC} + 0.4	V

Table 14: DC Voltage Specifications (Continued)

Symbol	Parameter	Test Conditons	Min	Max	Units
V_{OL}	Output LOW voltage	I_{OL} = 1.6mA	–	0.4	V
V_{OH}	Output HIGH voltage	I_{OH} = –100µA	V_{CC} - 0.2	–	V

Table 15: Instruction Times, Process Technology (Device Grade 6)

Symbol	Parameter	Min	Typ	Max	Units	Notes
^{t}W	WRITE STATUS REGISTER cycle time	–	1.3	15	ms	
^{t}PP	PAGE PROGRAM cycle time (256 bytes)	–	0.8	5	ms	1
	PAGE PROGRAM cycle time (*n* bytes)	–	int (n/8) × 0.025			
^{t}SE	SECTOR ERASE cycle time	–	0.6	3	s	
^{t}BE	BULK ERASE cycle time	–	2.5	6	s	

Note: 1. When using the PAGE PROGRAM (PP) instruction to program consecutive bytes, optimized timings are obtained with one sequence including all bytes, not several sequences of only a few bytes (1 ≤ n ≤ 256).

Table 16: Instruction Times (Device Grade 3)[1, 2]

Symbol	Parameter	Min	Typ	Max	Units	Notes
^{t}W	WRITE STATUS REGISTER cycle time	–	8	15	ms	
^{t}PP	PAGE PROGRAM cycle time (256 bytes)	–	1.5	5	ms	3
	PAGE PROGRAM cycle time (*n* bytes)	–	0.4 + n × 1.1/256			
^{t}SE	SECTOR ERASE cycle time	–	1	3	s	
^{t}BE	BULK ERASE cycle time	–	2.8	6	s	

Notes: 1. Preliminary data; typical values are measured at 85°C.
2. See Operating Conditions and AC Measurement Conditions tables for test conditions.
3. When using the PAGE PROGRAM (PP) instruction to program consecutive bytes, optimized timings are obtained with one sequence including all bytes, not several sequences of only a few bytes (1 ≤ n ≤ 256).

AC Characteristics

Table 17: AC Measurement Conditions

Symbol	Parameter	Min	Max	Unit
C_L	Load capacitance	30	30	pF
	Input rise and fall times	–	5	ns
	Input pulse voltages	$0.2V_{CC}$	$0.8V_{CC}$	V
	Input timing reference voltages	$0.3V_{CC}$	$0.7V_{CC}$	V
	Output timing reference voltages	$V_{CC}/2$	$V_{CC}/2$	V

Figure 21: AC Measurement I/O Waveform



Table 18: Capacitance

Symbol	Parameter	Test condition	Min	Max	Unit	Notes
C_{OUT}	Output capacitance (DQ1)	V_{OUT} = 0 V	–	8	pF	1
C_{IN}	Input capacitance (other pins)	V_{IN} = 0 V	–	6	pF	

Note: 1. Values are sampled only, not 100% tested, at T_A = 25°C and a frequency of 20 MHz.

Table 19: AC Specifications (75 MHz, Device Grade 6, V_{CC}min = 2.7V)

Symbol	Alt.	Parameter	Min	Typ	Max	Unit	Notes
^{f}C	^{f}C	Clock frequency for all commands (except READ)	D.C.	–	75	MHz	1
^{f}R	–	Clock frequency for READ command	D.C.	–	33	MHz	
^{t}CH	^{t}CLH	Clock HIGH time	6	–	–	ns	3
^{t}CL	^{t}CLL	Clock LOW time	6	–	–	ns	2
$^{t}CLCH$	–	Clock rise time (peak-to-peak)	0.1	–	–	V/ns	4, 5
$^{t}CHCL$	–	Clock fall time (peak-to-peak)	0.1	–	–	V/ns	4, 5
$^{t}SLCH$	^{t}CSS	S# active setup time (relative to C)	5	–	–	ns	
$^{t}CHSL$		S# not active hold time (relative to C)	5	–	–	ns	
$^{t}DVCH$	^{t}DSU	Data In setup time	2	–	–	ns	
$^{t}CHDX$	^{t}DH	Data In hold time	5	–	–	ns	
$^{t}CHSH$	–	S# active hold time (relative to C)	5	–	–	ns	
$^{t}SHCH$	–	S# not active setup time (relative to C)	5	–	–	ns	
$^{t}SHSL$	^{t}CSH	S# deselect time	100	–	–	ns	
$^{t}SHQZ$	^{t}DIS	Output disable time	–	–	8	ns	4
$^{t}CLQV$	^{t}V	Clock LOW to output valid	–	–	8/6	ns	
$^{t}CLQX$	^{t}HO	Output hold time	0	–	–	ns	
$^{t}HLCH$	–	HOLD# setup time (relative to C)	5	–	–	ns	
$^{t}CHHH$	–	HOLD# hold time (relative to C)	5	–	–	ns	
$^{t}HHCH$	–	HOLD# setup time (relative to C)	5	–	–	ns	
$^{t}CHHL$	–	HOLD# hold time (relative to C)	5	–	–	ns	
$^{t}HHQX$	^{t}LZ	HOLD# to output Low-Z	–	–	8	ns	4
$^{t}HLQZ$	^{t}HZ	HOLD# to output High-Z	–	–	8	ns	4
$^{t}WHSL$	–	WRITE PROTECT setup time	20	–	–	ns	6
$^{t}SHWL$	–	WRITE PROTECT hold time	100	–	–	ns	6
^{t}DP	–	S# HIGH to deep power-down mode	–	–	3	µs	4
$^{t}RES1$	–	S# HIGH to STANDBY without READ ELECTRONIC SIGNATURE	–	–	30	µs	4
$^{t}RES2$	–	S# HIGH to STANDBY with READ ELECTRONIC SIGNATURE	–	–	30	µs	4

Notes:
1. 75 MHz operation is available only on the V_{CC} range 2.7V to 3.6V; the maximum frequency in the extended V_{CC} range 2.3V to 2.7V is 40 MHz.
2. Typical values given for T_A = 25 °C.
3. The ^{t}CH and ^{t}CL signal values must be greater than or equal to $1/^{f}C$.
4. Value guaranteed by characterization, not 100% tested in production.
5. Expressed as a slew-rate.
6. Only applicable as a constraint for a WRSR command when SRWD is set at 1.

Figure 22: Serial Input Timing



Figure 23: Write Protect Setup and Hold during WRSR when SRWD = 1 Timing



Figure 24: Hold Timing



Figure 25: Output Timing



Package Information

Figure 26: SO8N 150 mils Body Width



Notes: 1. Drawing is not to scale.
2. All dimensions are in millimeters.

Figure 27: V-PDFN8 6mm x 5mm



Notes:
1. Drawing is not to scale.
2. All dimensions are in millimeters.

Device Ordering Information

Standard Parts

Micron Serial NOR Flash devices are available in different configurations and densities. Valid part numbers are at Micron's part catalog (www.micron.com), and feature and specification comparisons are at www.micron.com/products. Contact your sales representative for devices not found.

For more information on how to identify products and top side marking by the process identification letter, refer to technical note, TN-12-24: Serial Flash Memory Device Marking for the M25P, M25PE, M45PE,M25PX, and N25Q Product Families.

Micron recommends the use of the automotive grade device in the automotive environment, autograde 6 and grade 3. The high reliability certified flow (HRCF) is described in the quality note QNEE9801. Ask your Micron sales office for a copy. For further information on line items not listed here or on any aspect of this device, contact your nearest representative.

Table 20: Part Number Information Scheme

Part Number Category	Category Details	Notes
Device type	M25P = Serial Flash memory for code storage	
Density	20 = 2Mb (256K x 8)	
Security features	– = no extra security	1
	S = CFD programmed with UID	
Operating voltage	V = V_{CC} = 2.3V to 3.6V	
Package	MN = SO8N (150 mils width)	
	MP = V-PDFN8 6mm x 5mm (MLP8)	
Device Grade	6 = Industrial temperature range: –40°C to 85°C. Device tested with standard test flow.	2
Packing Option	– = Standard packing	
	T = Tape and reel packing	
Plating technology	P or G = RoHS-compliant	
Lithography	B = T9HX	2

Notes: 1. Secure options are available upon customer request.
2. Exposed pad of 3mm x 3mm.

Note: The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

Automotive Parts

Table 21: Part Number Information Scheme

Part Number Category	Category Details	Notes
Device type	M25P = Serial Flash memory for code storage	
Density	20 = 2Mb (256K x 8)	
Security features	– = no extra security	
Operating voltage	V = V_{CC} = 2.3V to 3.6V	
Package	MN = SO8N (150 mils width)	
Device Grade	6 = Industrial temperature range: –40°C to 85°C. Device tested with high reliability test flow.	
	3 = Automotive temperature range: –40°C to 125°C. Device tested with high reliability test flow.	1
Packing Option	– = Standard packing	
	T = Tape and reel packing	
Plating technology	P or G = RoHS-compliant	2
Lithography	B = 110nm technology, Fab 2 diffusion plant	
Automotive Grade	A = Automotive: –40°C to 85°C part. Only with temperature grade 6. Device tested with high reliability test flow.	1
	– = Automotive: –40°C to 125°C.	

Notes:
1. Micron recommends the use of the automotive grade device in the automotive environment, autograde 6 and grade 3.
2. Contact your Micron sales representative for available options.

Revision History

Rev. B – 10/2013

- Added RELEASE from DEEP POWER-DOWN and READ ELECTRONIC SIGNATURE information.

Rev. A – 2/2013

- Initial Micron rebrand.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
www.micron.com/productsupport Customer Comment Line: 800-932-4992

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.
Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

AMEYA360
Components Supply Platform

Authorized Distribution Brand :

Website :

Welcome to visit www.ameya360.com

Contact Us :

- ### Address :

  401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
  Minhang District, Shanghai , China

- ### Sales :

  Direct +86 (21) 6401-6692

  Email amall@ameya360.com

  QQ 800077892

  Skype ameyasales1 ameyasales2

- ### Customer Service :

  Email service@ameya360.com

- ### Partnership :

  Tel +86 (21) 64016692-8333

  Email mkt@ameya360.com