

10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

FEATURES

- 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock
- Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
- Chipset (Serializer/Deserializer) Power Consumption <350 mW (Typ) at 40 MHz
- Synchronization Mode for Faster Lock
- Lock Indicator
- No External Components Required for PLL
- Low-Cost 28-Pin SSOP Package
- Industrial Temperature Qualified,
 T_A = -40°C to 85°C
- Programmable Edge Trigger on Clock (Rising or Falling Edge)
- Flow-Through Pinout for Easy PCB Layout

DESCRIPTION


The SN65LV1021 serializer and SN65LV1212 deserializer comprise a 10-bit serdes chipset designed to transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 10 MHz to 40 MHz. Including overhead, this translates into a serial data rate between 120-Mbps and 480-Mbps payload-encoded throughput.

Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode, the deserializer establishes lock within specified, shorter time parameters.

The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is available to place the output pins in the high-impedance state without losing PLL lock.

The SN65LV1021 and SN65LV1212 are characterized for operation over ambient air temperature of -40°C to 85°C.

SN65LV1021 Serializer



SN65LV1212 Deserializer

			•
AGND 🗀	1 0	28	□□ R _{OUT0}
RCLK_R/F □□	2	27	□□ R _{OUT1}
REFCLK 🗀	3	26	\square R _{OUT2}
AV _{CC} □□	4	25	□□ R _{OUT3}
R _I + □□	5	24	\square R _{OUT4}
$R_{ }$	6	23	□□ DV _{CC}
PWRDN 🗆	7	22	DGND
REN 🗀	8	21	DV _{CC}
RCLK 🗀	9	20	DGND
LOCK L	10	19	□□ R _{OUT5}
AV _{CC} □□	11	18	□□ R _{OUT6}
AGND 🗔	12	17	R _{OUT7}
AGND 🗀	13	16	□□ R _{OUT8}
DGND 🗀	14	15	R _{OUT9}
			J

ORDERING INFORMATION

DEVICE	PART NUMBER
Serializer	SN65LV1021DB
Deserializer	SN65LV1212DB




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

BLOCK DIAGRAMS



FUNCTIONAL DESCRIPTION

The SN65LV1021 and SN65LV1212 are a 10-bit serializer/deserializer chipset designed to transmit data over differential backplanes or unshielded twisted pair (UTP) at clock speeds from 10 MHz to 40 MHz. The chipset has five states of operation: initialization mode, synchronization mode, data transmission mode, power-down mode, and high-impedance mode. The following sections describe each state of operation.

INITIALIZATION MODE

Initialization of both devices must occur before data transmission can commence. Initialization refers to synchronization of the serializer and deserializer PLLs to local clocks.

When V_{CC} is applied to the serializer and/or deserializer, the respective outputs enter the high-impedance state, while on-chip power-on circuitry disables internal circuitry. When V_{CC} reaches 2.45 V, the PLL in each device begins locking to a local clock. For the serializer, the local clock is the transmit clock (TCLK) provided by an external source. For the deserializer, a local clock must be applied to the REFCLK pin. The serializer outputs remain in the high-impedance state, while the PLL locks to the TCLK.

SYNCHRONIZATION MODE

The deserializer PLL must synchronize to the serializer in order to receive valid data. Synchronization can be accomplished in one of two ways:

RAPID SYNCHRONIZATION: The serializer has the capability to send specific SYNC patterns consisting of
six ones and six zeros switching at the input clock rate. The transmission of SYNC patterns enables the
deserializer to lock to the serializer signal within a deterministic time frame. This transmission of SYNC
patterns is selected via the SYNC1 and SYNC2 inputs on the serializer. Upon receiving valid a SYNC1 or
SYNC2 pulse (wider than 6 clock cycles), 1026 cycles of SYNC pattern are sent.



FUNCTIONAL DESCRIPTION (continued)

When the deserializer detects edge transitions at the LVDS input, it attempts to lock to the embedded clock information. The deserializer $\overline{\text{LOCK}}$ output remains high while its PLL locks to the incoming data or SYNC patterns present on the serial input. When the deserializer locks to the LVDS data, the $\overline{\text{LOCK}}$ output goes low. When $\overline{\text{LOCK}}$ is low, the deserializer outputs represent incoming LVDS data. One approach is to tie the deserializer $\overline{\text{LOCK}}$ output directly to SYNC1 or SYNC2.

• RANDOM-LOCK SYNCHRONIZATION: The descrializer can attain lock to a data stream without requiring the serializer to send special SYNC patterns. This allows the SN65LV1212 to operate in open-loop applications. Equally important is the descrializer's ability to support hot insertion into a running backplane. In the open-loop or hot-insertion case, it is assumed the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, the exact lock time cannot be predicted. The primary constraint on the random lock time is the initial phase relation between the incoming data and the REFCLK when the descrializer powers up.


The data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the deserializer could enter false lock—falsely recognizing the data pattern as the start/stop bits. This is referred to as repetitive multitransition (RMT);see Figure 1 for RMT examples. RMT occurs when more than one low-high transition takes place per clock cycle over multiple cycles. In the worst case, the deserializer could become locked to the data pattern rather than the clock. Circuitry within the deserializer can detect that the possibility of false lock exists. Upon detection, the circuitry prevents the LOCK output from becoming active until the potential false lock pattern changes. Notice that the RMT pattern only affects the deserializer lock time, and once the deserializer is in lock, the RMT pattern does not affect the deserializer state as long as the same data boundary happens each cycle. The deserializer does not go into lock unitil it finds a unique four consecutive cycles of data boundary (stop/start bits) at the same position.

The deserializer stays in lock until it cannot detect the same data boundary (stop/start bits) for four consecutive cycles. Then the desiralizer goes out of lock and hunts for the new data boundary (stop/start bits). In the event of loss of synchronization, the $\overline{\text{LOCK}}$ pin output goes high and the outputs (including RCLK) enter a high-impedance state. The user's system should monitor the $\overline{\text{LOCK}}$ pin in order to detect a loss of synchronization. Upon detection of loss of lock, sending sync patterns for resynchronization is desirable if reestablishing lock within a specific time is critical. However, the deserializer can lock to random data as previously noted.




FUNCTIONAL DESCRIPTION (continued)

D_{IN0} Held Low and D_{IN1} Held High



D_{IN4} Held Low and D_{IN5} Held High



DIN8 Held Low and DIN9 Held High




Figure 1. RMT Pattern Examples

DATA TRANSMISSION MODE

After initialization and synchronization, the serializer accepts parallel data from inputs D_{IN0} - D_{IN9} . The serializer uses the TCLK input to latch the incoming data. The TCLK_R/ \overline{F} pin selects which edge the serializer uses to strobe incoming data. If either of the SYNC inputs is high for 6 TCLK cycles, the data at D_{IN0} - D_{IN9} is ignored regardless of the clock edge selected and 1026 cycles of SYNC pattern are sent.

After determining which clock edge to use, a start and stop bit, appended internally, frames the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream.

The serializer transmits serialized data and appended clock bits (10+2 bits) from the serial data output (DO \pm) at 12 times the TCLK frequency. For example, if TCLK is 10 MHz, the serial rate is 10 x 12 = 120 Mbps. Because only 10 bits are input data, the useful data rate is 10 times the TCLK frequency. For instance, if TCLK = 12 MHz, the useful data rate is 10 x 12 = 120 Mbps. The data source, which provides TCLK, must be in the range of 10 MHz to 40 MHz.

The serializer outputs (DO \pm) can drive point-to-point connections or limited multipoint or multidrop backplanes. The outputs transmit data when the enable pin (DEN) is high, \overline{PWRDN} is high, and SYNC1 and SYNC2 are low. When DEN is driven low, the serializer output pins enter the high-impedance state.



FUNCTIONAL DESCRIPTION (continued)

Once the deserializer has synchronized to the serializer, the \overline{LOCK} pin transitions low. The deserializer locks to the embedded clock and uses it to recover the serialized data. R_{OUT_X} data is valid when \overline{LOCK} is low, otherwise R_{OUT_0} - R_{OUT_9} is invalid. The R_{OUT_0} - R_{OUT_9} data is strobed out by RCLK. The specific RCLK edge polarity to be used is selected by the RCLK_R/F input. The R_{OUT_0} - R_{OUT_9} , \overline{LOCK} and RCLK outputs can drive a maximum of three CMOS input gates (15-pF load, total for all three) with a 40-MHz clock.

POWER DOWN

When no data transfer is required, the power-down mode can be used. The serializer and deserializer use the power-down mode, a low-power sleep mode, to reduce power consumption. The deserializer enters power down when you drive \overline{PWRDN} and REN low. The serializer enters power down when the \overline{PWRDN} is driven low. In power down, the PLL stops and the outputs enter a high-impedance state, which disables load current and reduces supply current to the milliampere range. To exit power down, you must drive the \overline{PWRDN} pin high.

Before valid data exchanges between the serializer and deserializer can resume, you must reinitialize and resynchronize the devices to each other. Initialization of the serializer takes 1026 TCLK cycles. The deserializer initializes and drives LOCK high until lock to the LVDS clock occurs.

HIGH-IMPEDANCE MODE

The serializer enters the high-impedance mode when the DEN pin is driven low. This puts both driver output pins (DO+ and DO-) into a high-impedance state. When you drive DEN high, the serializer returns to its previous state, as long as all other control pins remain static (SYNC1, SYNC2, \overline{PWRDN} , $TCLK_R/\overline{F}$). When the REN pin is driven low, the deserializer enters high-impedance mode. Consequently, the receiver output pins (R_{OUT0} - R_{OUT9}) and RCLK are placed into the high-impedance state. The \overline{LOCK} output remains active, reflecting the state of the PLL.

Deservative Truth Table

INPUT	'S	OUTPUTS			
PWRDN	REN	ROUT[0:9]	LOCK ⁽¹⁾ , ⁽²⁾	RCLK ⁽³⁾	
Н	Н	Z	Н	Z	
Н	Н	Active	L	Active	
L	Х	Z	Z	Z	
Н	L	Z	Active	Z	

- (1) LOCK output reflects the state of the deserializer with regard to the selected data stream.
- (2) ROUT and RCLK are 3-stated when LOCK is asserted high.
- (3) RCLK active indicates the RCLK is running if the deserializer is locked. The timing of RCLK with respect to ROUT is determined by RCLK_R/F.



TERMINAL FUNCTIONS

PIN	NAME	DESCRIPTION
SERIALIZER		
1, 2	SYNC1, SYNC2	LVTTL logic inputs SYNC1 and SYNC2 are ORed together. When at least one of the two pins is asserted high for 6 cycles of TCLK, the serializer initiates transmission of a minimum 1026 SYNC patterns. If after completion of transmission of 1026 patterns SYNC continues to be asserted, then the transmission continues until SYNC is driven low and if the time SYNC holds > 6 cycles, another 1026 SYNC pattern transmission initiates.
3-12	D _{IN0} -D _{IN9}	Parallel LVTTL data inputs
13	TCLK_R/F	LVTTL logic input. Low selects a TCLK falling-edge data strobe; high selects a TCLK rising-edge data strobe.
14	TCLK	LVTTL-level reference clock input. The SN65LV1021 accepts a 10-MHz to 40-MHz clock. TCLK strobes parallel data into the input latch and provides a reference frequency to the PLL.
15, 16	DGND	Digital circuit ground
18, 20, 23, 25	AGND	Analog circuit ground (PLL and analog circuits)
17, 26	AV _{CC}	Analog circuit power supply (PLL and analog circuits)
19	DEN	LVTTL logic input. Low puts the LVDS serial output into the high-impedance state. High enables serial data output.
21	D _O -	Inverting LVDS differential output
22	D _O +	Noninverting LVDS differential output
27, 28	DV _{CC}	Digital circuit power supply
24	PWRDN	LVTTL logic input. Asserting this pin low turns off the PLL and places the outputs into the high-impedance state, putting the device into a low-power mode.
DESERIALIZ	ER	
3	REFCLK	LVTTL logic input. Use this pin to supply a REFCLK signal for the internal PLL frequency.
15-19, 24-28	R _{OUT0-} R _{OUT9}	Parallel LVTTL data outputs
2	RCLK_R/F	LVTTL logic input. Low selects an RCLK falling-edge data strobe; high selects an RCLK rising-edge data strobe.
9	RCLK	LVTTL-level output recovered clock. Use RCLK to strobe R _{OUTx} .
14, 20, 22	DGND	Digital circuit ground
1, 12, 13	AGND	Analog circuit ground (PLL and analog circuits)
4, 11	AV _{CC}	Analog circuit power supply (PLL and analog circuits)
8	REN	LVTTL logic input. Low places R_{OUT0} - R_{OUT9} , \overline{LOCK} , and RCLK in the high-impedance state.
5	R _I +	Serial data input. Noninverting LVDS differential input
6	R _I -	Serial data input. Inverting LVDS differential input
10	LOCK	LVTTL-level output. LOCK goes low when the deserializer PLL locks onto the embedded clock edge.
21, 23	DV _{CC}	Digital circuit power supply
7	PWRDN	LVTTL logic input. Asserting this pin low turns off the PLL and places outputs into a high-impedance state, putting the device into a low-power mode.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		·	UNIT
V _{CC} to GND			-0.3 V to 4 V
	LVTTL input voltage		-0.3 V to (V _{CC} + 0.3 V)
	LVTTL output voltage		-0.3 V to (V _{CC} + 0.3 V)
	LVDS receiver input voltage		-0.3 V to 3.9 V
	LVDS driver output voltage LVDS output short circuit duration		-0.3 V to 3.9 V
			Continuous
	Electrostatic discharge:	НВМ	up to 6 kV
		ММ	up to 200 V
	Junction temperature	·	150°C
	Storage temperature		-65°C to 150°C
	Lead temperature (soldering, 4 seconds)		260°C
A = 25°C	Maximum package power dis	sipation	1.27 W
	Package derating		10.3 mW/°C above 25°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC} ⁽¹⁾	Supply voltage	3	3.3	3.6	V
	Receiver input voltage range	0		2.4	V
V _{CM}	Receiver input common mode range	$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{1D} }{2}$	V
	Supply noise voltage			100	mV_{P-P}
T _A	Operating free-air temperature	-40	25	85	°C

⁽¹⁾ By design, DVCC and AVCC are separated internally and does not matter what the difference is for XDVCC-AVCCX, as long as both are within 3 V to 3.6 V.

ELECTRICAL CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SERIALIZER LVCMOS/LVTTL DC SPECIFICATIONS (see Note (1))								
V_{IH}	High-level input voltage		2		V_{CC}	٧		
V_{IL}	Low-level input voltage		GND		0.8	٧		
V_{CL}	Input clamp voltage	I _{CL} = -18 mA			-1.5	٧		
I _{IN}	Input current (see Note (2))	$V_{IN} = 0 \text{ V or } 3.6 \text{ V}$	-200	±100	200	μA		
DESER	RIALIZER LVCMOS/LVTTL DC SPEC	FICATIONS (see Note (3))						
V_{IH}	High-level input voltage		2		V_{CC}	٧		
V_{IL}	Low-level input voltage		GND		0.8	٧		
V_{CL}	Input clamp voltage	I _{CL} = -18 mA		-0.62	-1.5	٧		
I _{IN}	Input current	$V_{IN} = 0 \text{ V or } 3.6 \text{ V}$	-200		200	μA		
V_{OH}	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.2	3	V_{CC}	٧		
V_{OL}	Low-level output voltage	$I_{OL} = 5 \text{ mA}$	GND	0.25	0.5	٧		
Ios	Output short-circuit current	V _{OUT} = 0 V	-15	-47	-85	mA		

- Apply to D_{IN0} - D_{IN9} , TCLK, \overline{PWRDN} , TCLK_R/ \overline{F} , SYNC1, SYNC2, DEN
- High I_{IN} values are due to pull-up and pull-down resistors on the inputs.

 Apply to input pins PWRDN, RCLK_R/F, REN, REFCLK; apply to output pins R_{OUTx}, RCLK, LOCK



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating supply and temperature ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{OZ}	High-impedance output current	PWRDN or REN = 0.8 V, V _{OUT} = 0	V or V _{CC}	-10	±1	10	μA
SERIAL	IZER LVDS DC SPECIFICATIONS (apply to	o pins DO+ and DO-)	<u>.</u>			•	
V _{OD}	Output differential voltage (DO+)-(DO-)			350	400		mV
ΔV_{OD}	Output differential voltage unbalance	D 27 O Coo Figure 40	D 07 0 0 5			35	mV
Vos	Offset voltage	$R_L = 27 \Omega$, See Figure 18		1.1	1.2	1.3	V
ΔV_{OS}	Offset voltage unbalance					35	mV
I _{OS}	Output short circuit current	$D0 = 0 \text{ V}, D_{INx} = \text{high}, \overline{PWRDN} \text{ an}$	d DEN = 2.4 V		-10	-90	mA
I _{OZ}	High-impedance output current	$\overline{\text{PWRDN}}$ or DEN = 0.8 V, DO = 0	√ or V _{CC}	-10	±1	10	μA
I _{OX}	Power-off output current	$V_{CC} = 0 \text{ V}, \text{ DO} = 0 \text{ V or } V_{CC}$		-20	±1	20	μΑ
DESER	IALIZER LVDS DC SPECIFICATIONS (appl	y to pins RI+ and RI-)					
V_{TH}	Differential threshold high voltage	V _{CM} = 1.1 V				50	mV
V_{TL}	Differential threshold low voltage			-50			mV
	Input ourrent	V _{IN} = 2.4 V, V _{CC} = 3.6 V or 0 V	V _{IN} = 2.4 V, V _{CC} = 3.6 V or 0 V		±1	15	
I _{IN}	Input current	$V_{IN} = 0 \text{ V}, V_{CC} = 3.6 \text{ V or } 0 \text{ V}$		-10	±0.05	10	μA
SERIAL	IZER SUPPLY CURRENT (applies to pins	DVCC and AVCC)					
	Coriolizar cupply ourrent worst occo	$R_1 = 27 \Omega$, See Figure 2	f = 40 MHz		40	50	mA
I _{CCD}	Serializer supply current, worst case	R _L = 27 Ω, See Figure 2	f = 10 MHz		20	25	ША
I _{CCXD}	Serializer supply current, power down	PWRDN = 0.8 V			200	500	μA
DESER	IALIZER SUPPLY CURRENT (applies to pi	ns DVCC and AVCC)					
	Deserializer supply current, worst case	C ₁ = 15 pF, See Figure 3	f = 40 MHz		63	75	mΛ
I _{CCR}	Desenanzer supply current, worst case	$C_L = 15 \text{ pr., See Figure 3}$ $f = 10 \text{ MHz}$			15	35	mA
I _{CCXR}	Deserializer supply current, power down	PWRDN = 0.8 V, REN = 0.8 V			0.36	1	mA

SERIALIZER TIMING REQUIREMENTS FOR TCLK

over recommended operating supply and temperature ranges (unless otherwise specified)

PARAM	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{TCP}	Transmit clock period		25	Т	100	ns
t _{TCIH}	Transmit clock high time		0.4T	0.5T	0.6T	ns
t _{TCIL}	Transmit clock low time		0.4T	0.5T	0.6T	ns
t _{t(CLK)}	TCLK input transition time	See Figure 6		3	6	ns
t_{JIT}	TCLK input jitter				150	ps (RMS)



SERIALIZER SWITCHING CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{TLH(L)}	LVDS low-to-high transition time	$R_L = 27 \Omega$, $C_L = 10 pF$ to GND, See		0.2	1	
t _{THL(L)}	LVDS high-to-low transition time	Figure 4		0.25	1	
t _{su(DI)}	D _{IN0} -D _{IN9} setup to TCLK	$R_1 = 27 \Omega$, $C_1 = 10 pF$ to GND, See	1	0		
t _{h(D)}	D _{IN0} -D _{IN9} hold from TCLK	Figure 7	6.5	4.5		
t _{d(HZ)}	DO± high-to-high impedance state delay			2.5	5	
t _{d(LZ)}	DO± low-to-high impedance state delay	$R_L = 27 \Omega$, $C_L = 10 pF$ to GND, See		2.5	5	
t _{d(ZH)}	DO± high-impedance state-to-high delay	Figure 8		2.5	10	ns
t _{d(ZL)}	DO± high-impedance state-to-low delay			2.7	10	
t _{w(SP)}	SYNC pulse duration	$R_1 = 27 \Omega$, See Figure 9	6×t _{TCP}			
t _{PLD}	Serializer PLL lock time	andFigure 10	1026×t _{TCP}			
t _{d(S)}	Serializer delay	$R_L = 27 \Omega$, See Figure 11		$\frac{^{t}TCP}{2} + 3$		
t _(BIT)	Bus LVDS bit width	$R_L = 27 \Omega$, $C_L = 10 pF to GND$		t _{CLK} /12		

DESERIALIZER TIMING REQUIREMENTS FOR REFCLK

over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{RFCP}	REFCLK period		25	Т	100	ns
t _{RFDC}	REFCLK duty cycle		40%	50%	60%	
t _{t(RF)}	REFCLK transition time			3	6	ns
	Frequency tolerance		-100		+100	ppm

DESERIALIZER SWITCHING CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	PIN/FREQ	MIN	TYP	MAX	UNIT	
t _{RCP}	Receiver out clock period	t _(RCP) = t _(TCP) See Figure 11	RCLK	25		100		
t _{TLH(C)}	CMOS/TTL low-to-high transition time	C _L =15 pF,	R _{OUT0} -		0.7	2.5		
t _{THL(C)}	CMOS/TTL high-to-low transition time	See Figure 5	R _{OUT9} , LOC K, RCLK		1.1	2.5	ns	
	Description deley Con Figure 12	Room temperature,	10 MHz	2xt _{RCP} + 9		2.833xt _{RCP} + 14		
t _{d(D)}	Deserializer delay, See Figure 12	3.3 V	40 MHz	2xt _{RCP} + 6		2.833xt _{RCP} + 10		
t _{su(ROS)}	R _{OUT0} -R _{OUT9} setup data to RCLK	See Figure 13		0.4×t _{RCP}	0.5×t _{RCP}		ns	
t _(ROH)	R _{OUT0} -R _{OUT9} hold data to RCLK		RCLK	-0.4×t _{RCP}	-0.5×t _{RCP}		115	
t _(RDC)	RCLK duty cycle			40%	50%	60%		
t _{d(HZ)}	High-to-high impedance state delay				6.7	8		
t _{d(LZ)}	Low-to-high impedance state delay	See Figure 44	R _{OUT0} -		4.6	8	20	
t _{d(ZH)}	High-impedance state-to-high delay	See Figure 14	See Figure 14	R _{OUT9} , LOCK		5.5	8	ns
t _{d(ZL)}	High-impedance state-to-low delay				4.8	8		

DESERIALIZER SWITCHING CHARACTERISTICS (continued)

over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	PIN/FREQ	MIN	TYP	MAX	UNIT
Deserializer PLL lock time from			10 MHz			(1024+26)t _{RFCP}	
t _(DSR1)	PWRDN(with SYNCPAT)		40 MHz			(1024+26)t _{RFCP}	
t _(DSR2)	Deserializer PLL lock time from SYNCPAT	See Figure 15,Figure 1	10 MHz			0.7	μs
		6, and Note (1)	40 MHz			0.2	
t _{d(ZHL)}	High-impedance state-to-high delay (power up)		LOCK			3	ns
t _(RNM)	December 1	See Figure 17 and	10 MHz		3680		
	Deserializer noise margin	Note (2)	40 MHz		1100		ps

⁽¹⁾ $t_{(DSR1)}$ represents the time required for the deserializer to register that a lock has occurred upon power up or when leaving the power-down mode. $t_{(DSR2)}$ represents the time required to register that a lock has occurred for the powered up and enabled deserializer when the input (RI±) conditions change from not receiving data to receiving synchronization patterns (SYNCPATs). In order to specify deserializer PLL performance t_{DSR1} and t_{DSR2} are specified with REFCLK active and stable and specific conditions of SYNCPATs.

(2) t_{RNM} represents the phase noise or jitter that the deserializer can withstand in the incoming data stream before bit errors occur.

TIMING DIAGRAMS AND TEST CIRCUITS




Figure 2. Worst-Case Serializer I_{CC} Test Pattern




Figure 3. Worst-Case Deserializer I_{CC} Test Pattern






Figure 4. Serializer LVDS Output Load and Transition Times




Figure 5. Deserializer CMOS/TTL Output Load and Transition Times




Figure 6. Serializer Input Clock Transition Time




Figure 7. Serializer Setup/Hold Times






Figure 8. Serializer High-Impedance-State Test Circuit and Timing




Figure 9. Serializer PLL Lock Time and PWRDN High-Impedance-State Delays







Figure 10. SYNC Timing Delays



13






Figure 12. Deserializer Delay




Figure 13. Deserializer Setup and Hold Times




Figure 14. Deserializer High-Impedance-State Test Circuit and Timing






Figure 15. Receiver LVDS Input Skew Margin







Figure 16. Deserilaizer PLL Lock Time From SyncPAT




 $t_{\mbox{SW}}$: Setup and Hold Time (Internal Data Sampling Window)

 t_{DJIT} : Serializer Output Bit Position Jitter That Results From Jitter on TCLK

t_{RNM}: Receiver Noise Margin Time

Figure 17. Receiver LVDS Input Skew Margin





 V_{OD} = (D_O+) – (D_O–) Differential Output Signal Is Shown as (D_O+) – (D_O–)

Figure 18. V_{OD} Diagram





com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LV1021DB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LV1021DBG4	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LV1021DBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LV1021DBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LV1212DB	NRND	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LV1212DBG4	NRND	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LV1212DBR	NRND	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LV1212DBRG4	NRND	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LV1021DBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN65LV1212DBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LV1021DBR	SSOP	DB	28	2000	346.0	346.0	33.0
SN65LV1212DBR	SSOP	DB	28	2000	346.0	346.0	33.0

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com