

# ±1000°/Sec Precision Angular Rate Sensor

Data Sheet ADIS16137

#### **FEATURES**

Digital gyroscope system, ±1000°/sec measurement range In-run bias stability, 2.8°/hour

Autonomous operation and data collection

No external configuration commands required

Start-up time: 245 ms

Sleep mode recovery: 2.5 ms

Factory calibrated sensitivity and bias

Calibration temperature range: -40°C to +85°C

**SPI-compatible serial interface** 

Wide bandwidth: 400 Hz

**Embedded temperature sensor** 

Programmable operation and control

Automatic and manual bias correction controls

Digital filters: Bartlett FIR, average/decimation

Internal sample rate: up to 2048 SPS

Digital I/O: data ready, alarm indicator, general-purpose

Alarms for condition monitoring

Sleep mode for power management

**Enable input sync operation** 

Single-supply operation: 4.75 V to 5.25 V

2000 g shock survivability

Operating temperature range: -40°C to +105°C

#### **APPLICATIONS**

Precision instrumentation
Platform stabilization and controls
Industrial vehicle navigation
Downhole instrumentation
Robotics

#### **GENERAL DESCRIPTION**

The ADIS16137 *i*Sensor\* is a high performance, digital gyroscope sensing system that operates autonomously and requires no user configuration to produce accurate rate sensing data. It provides performance advantages with its low noise density, wide bandwidth, and excellent in-run bias stability, which enable applications such as platform control, navigation, robotics, and medical instrumentation.

This sensor system combines industry leading *i*MEMS\* technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes the entire sensor signal chain for sensitivity and bias over a temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. As a result, each ADIS16137 has its own unique correction formulas to produce accurate measurements upon installation. For some systems, the factory calibration eliminates the need for system level calibration and greatly simplifies it for others.

The ADIS16137 provides data at rates of up to 2048 SPS and offers an averaging/decimation filter structure for optimizing noise/bandwidth trade-offs. The serial peripheral interface (SPI) and user register structure provide easy access to configuration controls and calibrated sensor data for embedded processor platforms.

The  $36~\mathrm{mm} \times 44~\mathrm{mm} \times 14~\mathrm{mm}$  package provides four holes for simple mechanical attachment, using M2 (or 2-56 standard size) machine screws along with a standard 24-lead, dual row, 1 mm pitch connector that supports electrical attachment to a printed circuit board (PCB) or cable system. It is package and pin compatible with the ADIS16133, the ADIS16135, and the ADIS16136.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

# **TABLE OF CONTENTS**

Features
Applications1
General Description1
Functional Block Diagram1
Revision History
Specifications
Timing Specifications4
Absolute Maximum Ratings 5
ESD Caution5
Pin Configuration and Function Descriptions6
Typical Performance Characteristics
Theory of Operation
Reading Sensor Data8
Output Data Registers9
Device Configuration9
User Registers
Digital Processing Configuration11
Internal Sample Rate11
Input Clock Configuration11
Digital Filtering11
Averaging/Decimation Filter11
Calibration12
REVISION HISTORY
2/14—Rev. 0 to Rev. A

Manual Bias Correction
Alarms
Static Alarm Use
Dynamic Alarm Use
Alarm Reporting
System Controls
Global Commands
Memory Management
General-Purpose Input/Output
Automatic Self Test
Power Management
Status
Product Identification
Applications Information
Power Supply Considerations
Prototype Interface Board17
Installation Tips
Packaging and Ordering Information
Outline Dimensions
Ordering Guide

2/14—Rev. 0 to Rev. A
Changes to Figure 9

10/13—Revision 0: Initial Version

# **SPECIFICATIONS**

 $T_A = 25$ °C, VDD = 5.0 V, angular rate = 0°/sec, dynamic range =  $\pm 1000$ °/sec,  $\pm 1$  g, unless otherwise noted.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit	
GYROSCOPES						
Dynamic Range		±1000			°/sec	
Sensitivity	GYRO_OUT, GYRO_OUT2 (24 bits)		1/6300		°/sec/LSB	
Repeatability <sup>1</sup>	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			±1	%	
Sensitivity Temperature Coefficient	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}, 1 \sigma$		±40		ppm/°C	
Nonlinearity	Best fit straight line, ±500°/sec		±0.01		% of FS	
	Best fit straight line, ±1000°/sec		±0.05		% of FS	
Bias Repeatability <sup>1, 2</sup>	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}, 1 \sigma$		±0.15		°/sec	
Bias Temperature Coefficient	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}, 1  \sigma$		±0.00125		°/sec/°C	
In-Run Bias Stability	25°C		2.8		°/hour	
Angular Random Walk	1 σ, 25°C		0.15		°/√hour	
Linear Acceleration Effect on Bias	1 σ		0.017		°/sec/g	
Bias Voltage Sensitivity	$VDD = 4.75 \text{ V to } 5.25 \text{ V, } 1  \sigma$		±0.08		°/sec/V	
Misalignment	Axis to frame (package)		±1.0		Degrees	
Output Noise	No filtering		0.11		°/sec rms	
Rate Noise Density	f = 25 Hz, no filtering		0.00357		°/sec/√Hz rm	
3 dB Bandwidth			400		Hz	
Sensor Resonant Frequency		15.5	17.5	20	kHz	
LOGIC INPUTS <sup>3</sup>						
Input High Voltage, V <sub>IH</sub>		2.0			V	
Input Low Voltage, V <sub>IL</sub>				0.8	V	
Logic 1 Input Current, I <sub>IH</sub>	$V_{IH} = 3.3 \text{ V}$		±0.2	±1	μΑ	
Logic 0 Input Current, I <sub>IL</sub>	$V_{IL} = 0 V$					
All Pins Except RST			40	60	μΑ	
RST Pin			80		μA	
Input Capacitance, C <sub>IN</sub>			10		pF	
DIGITAL OUTPUTS <sup>3</sup>						
Output High Voltage, V <sub>он</sub>	I <sub>SOURCE</sub> = 1.6 mA	2.4			V	
Output Low Voltage, V <sub>OL</sub>	I <sub>SINK</sub> = 1.6 mA	0.4		0.4	V	
FLASH MEMORY	Endurance <sup>4</sup>	10,000			Cycles	
Data Retention⁴	T <sub>J</sub> = 85°C	20			Years	
FUNCTIONAL TIMES <sup>5</sup>	Time until data is available					
Power-On Start-Up Time			245		ms	
Reset Recovery Time			128		ms	
Sleep Mode Recovery Time			2.5		ms	
Flash Memory Update			75		ms	
Flash Memory Self Test			21		ms	
Automatic Sensor Self Test Time	SMPL_PRD ≠ 0x0000		108		ms	
SAMPLE RATE		680 <sup>6</sup>		2048	SPS	
Internal Sample Rate Accuracy	SMPL_PRD = 0x000F			±3	%	
Input Sync Clock Range	SMPL_PRD = 0x0000	680 <sup>6</sup>		2048	Hz	
POWER SUPPLY	Operating voltage range (VDD)	4.75	5.0	5.25	V	
Power Supply Current	SMPL_PRD = 0x000F		120		mA	
,	Sleep mode		1.4		mA	

<sup>&</sup>lt;sup>1</sup> The repeatability specifications represent analytical projections, which are based on the following drift contributions and conditions: temperature hysteresis (-40°C to +85°C), electronics drift (high temperature operating life test: +85°C, 500 hours), drift from temperature cycling (JESD22-A104D, Method N, 500 cycles, -40°C to +85°C), rate random walk (10-year projection), and broadband noise.

<sup>&</sup>lt;sup>2</sup> Bias repeatability describes a long-term behavior, over a variety of conditions. Short-term repeatability is related to the in-run bias stability and noise density specifications.

 $<sup>^3</sup>$  The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant.  $^4$  JESD22-A117. Endurance measured at  $-40^\circ\text{C}$ ,  $+25^\circ\text{C}$ ,  $+85^\circ\text{C}$ , and  $+125^\circ\text{C}$ .

<sup>&</sup>lt;sup>5</sup> These times do not include thermal settling and internal filter response times, which may affect overall accuracy.

<sup>&</sup>lt;sup>6</sup> The sync input clock and the internal sampling clock both function below the specified minimum value, at reduced performance levels.

#### **TIMING SPECIFICATIONS**

 $T_A = 25$ °C, VDD = 5 V, unless otherwise noted.

Table 2.

			Normal M	ode	
Parameter	Description	Min <sup>1</sup>	Тур	Max	Unit
f <sub>SCLK</sub>	Serial clock	0.01		2.5	MHz
t <sub>STALL</sub>	Stall period between data, see Figure 3	15			μs
<b>t</b> readrate	Read rate	25			μs
t <sub>CS</sub>	Chip select to clock edge	48.8			ns
t <sub>DAV</sub>	DOUT valid after SCLK edge			25	ns
t <sub>DSU</sub>	DIN setup time before SCLK rising edge	24.4			ns
t <sub>DHD</sub>	DIN hold time after SCLK rising edge	48.8			ns
tsclkr, tsclkf	SCLK rise and fall times, not shown in figures		5	12.5	ns
t <sub>DR</sub> , t <sub>DF</sub>	DOUT rise and fall times, not shown in figures		5	12.5	ns
t <sub>SFS</sub>	CS high after SCLK edge	0			ns
$t_1$	Input sync positive pulse width	5			μs
$t_2$	Input sync to data ready output		300		μs
t <sub>3</sub>	Input sync period	488			μs
t <sub>x</sub>	Input sync low time	100			μs

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization but not tested in production.

### **Timing Diagrams**




Figure 2. SPI Timing and Sequence




Figure 3. Stall Time and Data Rate




Figure 4. Input Clock Timing Diagram Rev. A | Page 4 of 20

#### **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Tubic 5.	
Parameter	Rating
Acceleration	
Any Axis, Unpowered	2000 <i>g</i>
Any Axis, Powered	2000 <i>g</i>
VDD to GND	-0.3 V to +6.0 V
Digital Input Voltage to GND	-0.3 V to +5.3 V
Digital Output Voltage to GND	-0.3 V to VDD + 0.3 V
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-65°C to +125°C <sup>1, 2</sup>

 $<sup>^{1}</sup>$  Extended exposure to temperatures outside the specified temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C can adversely affect the accuracy of the factory calibration. For best accuracy, store the devices within the specified operating temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4. Package Characteristics** 

Package Type	θја	<b>Ө</b> лс	Device Weight
24-Lead Module with Connector Interface	15.7	1.48	31 g


#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> Although the device is capable of withstanding short term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES
  1. PINS ARE NOT VISIBLE FROM THIS VIEW. THE PIN ASSIGNMENTS SHOWN REPRESENT THE MATING CONNECTOR ASSIGNMENTS.
  2. USE SAMTEC CLM-112-02 OR EQUIVALENT.

Figure 5. Mating Connector Pin Assignments




Figure 6. Axial Orientation (Bottom Side Facing Up)

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	DIO3	I/O	Configurable Digital Input/Output.
2	DIO4/CLKIN	1	Configurable Digital Input/Output/Clock Input.
3	SCLK	1	SPI Serial Clock.
4	DOUT	0	SPI Data Output. Clocks output on SCLK falling edge.
5	DIN	1	SPI Data Input. Clocks input on SCLK rising edge.
6	CS	1	SPI Chip Select.
7	DIO1	I/O	Configurable Digital Input/Output.
8	RST	1	Reset.
9	DIO2	I/O	Configurable Digital Input/Output.
10, 11, 12	VDD	S	Power Supply.
13, 14, 15	GND	S	Power Ground.
16 to 24	DNC	N/A	Do Not Connect. Do not connect to these pins.

 $<sup>^{\</sup>rm 1}$  I/O is input/output, I is input, O is output, S is supply, and N/A is not applicable.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Root Allan Variance, 5 V, 25°C, 2048 SPS




Figure 8. Sensitivity Error vs. Temperature,  $-40^{\circ}$ C to  $+85^{\circ}$ C to  $-40^{\circ}$ C




Figure 9. Offset (Bias) Error vs. Temperature,  $-40^{\circ}$ C to  $+85^{\circ}$ C to  $-40^{\circ}$ C

## THEORY OF OPERATION

The ADIS16137 is an autonomous system that requires no user initialization. As soon as it has a valid power supply, it initializes and starts sampling, processing, and loading sensor data into the output registers. After each sample cycle concludes, DIO1 pulses high. The SPI interface enables simple integration with many embedded processor platforms, as shown in Figure 10 (electrical connection) and Table 6 (processor pin names and functions).




Figure 10. Electrical Connection Diagram

Table 6. Generic Master Processor Pin Names and Functions

Pin Name	Function
SS	Slave select
SCLK	Serial clock
MOSI	Master output, slave input
MISO	Master input, slave output
IRQ	Interrupt request


The ADIS16137 SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown in Figure 13. Table 7 provides a list of the most common settings that require attention to initialize a processor serial port for the ADIS16137 SPI interface.

Table 7. Generic Master Processor SPI Settings

Processor Setting	Description
Master	ADIS16137 operates as a slave
SCLK Rate ≤ 2.5 MHz	Maximum serial clock rate
SPI Mode 3	CPOL = 1 (polarity), CPHA = 1 (phase)
MSB First Mode	Bit sequence
16-Bit Mode	Shift register/data length

#### **READING SENSOR DATA**

A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments shown in Figure 13. Then, the register contents follow on DOUT during the second sequence. Figure 11 includes three single register reads in succession. In this example, the process starts with Pin 5, DIN = 0x0600, to request the contents of the GYRO\_OUT register and follows with 0x0400 to request the contents of the GYRO\_OUT2 register and then with 0x0200 to request the contents of the TEMP\_OUT register. Full duplex operation enables processors to use the same 16-bit SPI cycle to read data from DOUT while requesting the next set of data on the DIN pin. Figure 12 provides an example of the four SPI signals when reading GYRO\_OUT in a repeating pattern.



cs SCLK DIN DC6 DC5 DC2 DC1 DC0 R/W Α0 D14 D13 D12 D11 D9 D8 D7 D6 D5 D4 D15 D14 D13 DOUT D10 D3 D2 D1 D0

NOTES 1. DOUT BITS ARE PRODUCED ONLY WHEN THE PREVIOUS 16-BIT DIN SEQUENCE STARTS WITH  $\bar{R}/W=0$ .

Figure 13. SPI Communication Bit Sequence

<sup>2.</sup> WHEN  $\overline{\text{CS}}$  IS HIGH, DOUT IS IN A THREE-STATE, HIGH IMPEDANCE MODE, WHICH ALLOWS MULTIFUNCTIONAL USE OF THE LINE FOR OTHER DEVICES.

#### **OUTPUT DATA REGISTERS**

**Table 8. Output Data Register Formats** 

Register	Address	Measurement
TEMP_OUT	0x02	Internal temperature
GYRO_OUT2	0x04	Gyroscope, lower 16 bits
GYRO_OUT	0x06	Gyroscope, upper 16 bits

#### Rotation Rate (Gyroscope)

GYRO\_OUT is the primary register for gyroscope output data and uses 16-bit twos complement format for its data. Table 9 provides the numerical format, and Table 10 provides several examples for converting digital data into °/sec.

Table 9. GYRO\_OUT Bit Descriptions

Bits	Description
[15:0]	Gyroscope data; twos complement, 256°/sec per 6300 LSB, 0°/sec = 0x0000

Table 10. GYRO\_OUT, Twos Complement Format

Rotation Rate (°/sec)	Decimal	Hex	Binary
+1000	+24,609	0x6021	0110 0000 0010 0001
+512 ÷ 6300	+2	0x0002	0000 0000 0000 0010
+256 ÷ 6300	+1	0x0001	0000 0000 0000 0001
0	0	0x0000	0000 0000 0000 0000
$-256 \div 6300$	-1	0xFFFF	1111 1111 1111 1111
-512 ÷ 6300	-2	0xFFFE	1111 1111 1111 1110
-1000	-24,609	0x9FDF	1001 1111 1101 1111

The GYRO\_OUT2 register (see Table 11) captures the bit growth associated with the decimation and FIR filters (see Figure 18) using an MSB justified format. The bit growth starts with the MSB (GYRO\_OUT2[15]), is equal to the decimation rate setting in DEC\_RATE[4:0] (see Table 18), and grows in the LSB direction as the decimation rate increases. See Figure 14 for more details.

Table 11. GYRO OUT2 Bit Descriptions

Bits	Description
[15:0]	Rotation rate data; resolution enhancement bits




Figure 14. Gyroscope Output Format, DEC\_RATE[4:0] > 0

#### Internal Temperature

The TEMP\_OUT register (see Table 12) provides an internal temperature measurement for observing relative temperature changes in the environment. Table 13 provides several coding examples for converting the 16-bit twos complement number into units for temperature (°C).

Table 12. TEMP\_OUT Bit Descriptions

Bits	Description
[15:0]	Temperature data; twos complement, 0.010697°C per LSB, 0°C = 0x0000

Table 13. Temperature, Twos Complement Format

Temperature	Decimal	Hex	Binary
+85°C	+7946	0x1F0A	0001 1111 0000 1010
+0.021394°C	+2	0x0002	0000 0000 0000 0010
+0.010697°C	+1	0x0001	0000 0000 0000 0001
0°C	0	0x0000	0000 0000 0000 0000
−0.010697°C	<b>-</b> 1	0xFFFF	1111 1111 1111 1111
−0.021394°C	-2	0xFFFE	1111 1111 1111 1110
-40°C	-3739	0xF165	1111 0001 0110 0101

#### **DEVICE CONFIGURATION**

The control registers in Table 14 list a variety of user configuration options. The SPI provides access to these registers, one byte at a time, using the bit assignments shown in Figure 13. Each register has 16 bits, wherein Bits[7:0] represent the lower address, and Bits[15:8] represent the upper address.

Figure 15 provides an example of writing 0x03 to Address 0x22 (DEC\_RATE[7:0]), using DIN = 0xA203. This example reduces the sample rate by a factor of 8 (see Table 18).




Figure 15. SPI Sequence for Setting the Decimate Rate to 8 (DIN = 0xA203)

#### **Dual Memory Structure**

Writing configuration data to a control register updates its SRAM contents, which are volatile. After optimizing each relevant control register setting in a system, set GLOB\_CMD[3] = 1 (DIN = 0xA808) to backup these settings in the nonvolatile flash memory. The flash backup process requires a valid power supply level for the entire processing time (see Table 1). Table 14 provides a user accessible, register memory map that includes a column to identify the registers that are nonvolatile, through the flash memory backup. A yes in this column indicates that a register has a mirror location in flash and, when backed up properly, automatically restores itself during startup or after a reset. Figure 16 provides a diagram of the dual memory structure that manages operation and stores critical user settings.




Figure 16. SRAM and Flash Memory Diagram

# **USER REGISTERS**

Table 14. User Register Memory Map

Name	R/W	Flash Backup	Address <sup>1</sup>	Default	Register Description	Bit Descriptions
FLASH_CNT	R	Yes	0x00	N/A <sup>2</sup>	Flash memory write count	Table 30
TEMP_OUT	R	No	0x02	N/A <sup>2</sup>	Output, temperature (internal)	Table 12
GYRO_OUT2	R	No	0x04	N/A <sup>2</sup>	Output, gyroscope, lower 16 bits	Table 11
GYRO_OUT	R	No	0x06	N/A <sup>2</sup>	Output, gyroscope, upper 16 bits	Table 9
GYRO_OFF2	R/W	Yes	0x08	0x0000	Gyroscope bias correction, lower 16 bits	Table 21
GYRO_OFF	R/W	Yes	0x0A	0x0000	Gyroscope bias correction, upper 16 bits	Table 20
Reserved	$N/A^2$	N/A <sup>2</sup>	0x0C to 0x0F	N/A <sup>2</sup>	Reserved	
ALM_MAG1	R/W	Yes	0x10	0x0000	Alarm 1 trigger level setting	Table 23
ALM_MAG2	R/W	Yes	0x12	0x0000	Alarm 2 trigger level setting	Table 24
ALM_SMPL1	R/W	Yes	0x14	0x0000	Alarm 1 sample period	Table 25
ALM_SMPL2	R/W	Yes	0x16	0x0000	Alarm 2 sample period	Table 25
ALM_CTRL	R/W	Yes	0x18	0x0000	Alarm configuration	Table 26
GPIO_CTRL	R/W	Yes	0x1A	0x0000	Auxiliary digital input/output control	Table 32
MSC_CTRL	R/W	Yes	0x1C	0x0006	Data ready, self-test, calibration, misc. control	Table 31
SMPL_PRD	R/W	Yes	0x1E	0x000F	Internal sample period (rate) control	Table 16
AVG_CNT	R/W	Yes	0x20	0x0000	Digital filter control	Table 17
DEC_RATE	R/W	Yes	0x22	0x0000	Decimation rate setting	Table 18
SLP_CTRL	W	Yes	0x24	N/A <sup>2</sup>	Sleep mode control	Table 33
DIAG_STAT	R	No	0x26	0x0000	System status/error flags	Table 34
GLOB_CMD	W	No	0x28	0x0000	System commands	Table 29
Reserved	$N/A^2$	N/A <sup>2</sup>	0x2A to 0x31	N/A <sup>2</sup>	Reserved	
LOT_ID1	R	Yes	0x32	N/A <sup>2</sup>	Lot Identification Code 1	Table 36
LOT_ID2	R	Yes	0x34	N/A <sup>2</sup>	Lot Identification Code 2	Table 36
LOT_ID3	R	Yes	0x36	N/A <sup>2</sup>	Lot Identification Code 3	Table 36
PROD_ID	R	Yes	0x38	0x3F09	Product identification, binary number for 16,137	Table 35
SERIAL_NUM	R	Yes	0x3A	N/A <sup>2</sup>	Serial number	Table 37

<sup>&</sup>lt;sup>1</sup> Each register contains two bytes. The address column in this table only offers the address of the lower byte; add 1 to it to calculate the address of the upper byte. <sup>2</sup> N/A means not applicable.

# DIGITAL PROCESSING CONFIGURATION

Figure 18 provides a block diagram for the sampling and digital filter stages inside of the ADIS16137. Table 15 provides a summary of registers for sample rate and filter control.

**Table 15. Digital Processing Registers** 

Register Name	Address	Description
SMPL_PRD	0x1E	Internal sample period (rate) control
AVG_CNT	0x20	Digital filter control
DEC_RATE	0x22	Decimation rate setting

#### INTERNAL SAMPLE RATE

The SMPL\_PRD register in Table 16 provides a programmable control for the internal sample rate. Use the following formula to calculate the decimal number for the code to write into this register:

$$SMPL_PRD = \frac{32,768}{(f_S)} - 1; f_S \le 2048 \text{ SPS}$$

The factory default setting for SMPL\_PRD sets the internal sample rate to a rate of 2048 SPS; the minimum setting for the SMPL\_PRD register is 0x000F, which results in an internal sample rate of 2048 SPS. Note that optimal performance often requires the maximum sample rate.

Table 16. SMPL\_PRD Bit Descriptions

Bits	Description (Default = 0x000F)
[15:0]	Clock setting bits; sets f <sub>s</sub> in Figure 18

#### INPUT CLOCK CONFIGURATION

Set SMPL\_PRD = 0x0000 (DIN = 0x9F00, then DIN = 0x9E00) to disable the internal clock and enable DIO4/CLKIN as a clock input pin.

#### **DIGITAL FILTERING**

The AVG\_CNT register (see Table 17) provides user controls for the low-pass filter. This filter contains two cascaded averaging filters that provide a Bartlett window FIR filter response (see Figure 17). For example, set AVG\_CNT[7:0] = 0x04 (DIN = 0xA004) to set each stage to 16 taps. When used with the default sample rate of 2048 SPS, this establishes a -3 dB bandwidth of approximately 48 Hz for this filter.




Figure 17. Bartlett Window FIR Filter Frequency Response

Table 17. AVG\_CNT Bit Descriptions

Bits	Description (Default = 0x0000)
[15:3]	Don't care
[2:0]	Binary; B variable in Figure 18; maximum = 110 (6)

#### **AVERAGING/DECIMATION FILTER**

The DEC\_RATE register (see Table 18) provides user control for the final filter stage (see Figure 18), which averages and decimates the output data. For systems that value lower sample rates, this filter stage provides an opportunity to lower the sample rate while maintaining optimal bias stability performance. The –3 dB bandwidth of this filter stage is approximately one-half of the output data rate. For example, set DEC\_RATE[7:0] = 0x04 (DIN = 0xA204) to reduce the sample rate by a factor of 16. When the factory default 2048 SPS sample rate is used, this decimation setting reduces the output data rate to 128 SPS and the sensor bandwidth to approximately 64 Hz.

Table 18. DEC\_RATE Bit Descriptions

Bits	Description (Default = 0x0000)
[15:5]	Don't care
[4:0]	Binary; D variable in Figure 18; maximum = 10000 (binary) = 16 (decimal)




Figure 18. Sampling and Frequency Response Block Diagram

# **CALIBRATION**

The ADIS16137 factory calibration produces correction formulas for the gyroscope and programs them into the flash memory. Table 19 contains a list of user control registers that provide an opportunity for user optimization after installation. Figure 19 illustrates the summing function of the sensor's offset correction register.

Table 19. Registers for User Calibration

Register	Address	Description
GYRO_OFF2	0x08	Gyroscope bias, lower 16 bits
GYRO_OFF	0x0A	Gyroscope bias, upper 16 bits
GLOB_CMD	0x28	Bias correction command



Figure 19. Gyroscope Bias Calibration User Controls

The factory calibration addresses initial and temperature dependent bias errors in the gyroscopes, but some environmental conditions, such as temperature cycling and mechanical stress on the package, can cause bias shifts in MEMS gyroscope structures. For systems that value absolute bias accuracy, there are two options for optimizing absolute bias accuracy: autonull and manual correction.

#### **AUTOMATIC BIAS CORRECTION (AUTONULL)**

Set  $GLOB\_CMD[0] = 1$  (DIN = 0xA801) to start the automatic bias correction (ABC) function, which uses the following internal sequence to calibrate each gyroscope for bias error:

- Wait for a complete output data cycle to complete, which includes the entire average and decimation time in DEC\_RATE.
- 2. Read the output registers of the gyroscope.
- 3. Multiply the measurement by -1 to change its polarity.
- 4. Write the final value into the offset registers.
- 5. Update the flash memory.

The Allan variance curve (see Figure 7) provides a trade-off between bias accuracy and averaging time, and the DEC\_RATE register provides a user control for averaging time when using the ABC function. For example, set DEC\_RATE[7:0] = 0x10 (DIN = 0xA210), which sets the decimation rate to 65,536 ( $2^{16}$ ) and provides an averaging time of 32 seconds (65,536  $\div$  2048 SPS) for this function. Next, set GLOB\_CMD[0] = 1 (DIN = 0xA801), and keep the platform stable for this time period while the gyroscope bias data accumulates.

When the ABC function starts, the SPI is not active. The only way to interrupt the ABC function is to remove power or initiate a hardware reset using the  $\overline{RST}$  pin. See Table 29 for more information on GLOB\_CMD.

#### MANUAL BIAS CORRECTION

The GYRO\_OFF and GYRO\_OFF2 registers (see Table 20 and Table 21) provide a bias adjustment function for the output of each sensor. GYRO\_OFF has the same format as GYRO\_OUT (see Table 10), and GYRO\_OFF2 has the same format as GYRO\_OUT2 (see Table 11 and Figure 14).

Table 20. GYRO\_OFF Bit Descriptions

Bits	Description (Default = 0x0000)	
[15:0]	Gyroscope bias correction; twos complement, 256°/sec per 6300 LSB, 0°/sec = 0x0000	

#### Table 21. GYRO\_OFF2 Bit Descriptions

Bits	Description (Default = 0x0000)
[15:0]	Gyroscope bias correction; resolution enhancement bits

#### **RESTORING FACTORY CALIBRATION**

Set GLOB\_CMD[1] = 1 (DIN = 0xA802) to execute the factory calibration restore function. This function resets each user calibration register to 0x0000, resets all sensor data to 0, and automatically updates the flash memory. See Table 29 for more information on GLOB\_CMD.

# **ALARMS**

The alarm function provides monitoring for two independent conditions. Table 22 contains a list of registers that provide configuration and control inputs for the alarm function.

Table 22. Registers for Alarm Configuration

Register	Address	Description
ALM_MAG1	0x10	Alarm 1, trigger level setting
ALM_MAG2	0x12	Alarm 2, trigger level setting
ALM_SMPL1	0x14	Alarm 1, sample period
ALM_SMPL2	0x16	Alarm 2, sample period
ALM_CTRL	0x18	Alarm configuration

The ALM\_CTRL register (see Table 26) provides data source selection (Bits[15:8]), static/dynamic setting for each alarm (Bits[7:6]), trigger polarity (Bits[5:4]), data source filtering (Bit 3), and an alarm indicator signal (Bits[2:0]).

#### **STATIC ALARM USE**

The static alarm settings compare the data source selection (ALM\_CTRL[15:8]) with the values in the ALM\_MAGx registers in Table 23 and Table 24. The data format in these registers matches the format of the data selection in ALM\_CTRL[15:8]. ALM\_CTRL[5:4] provide polarity settings. See Table 27 for a static alarm configuration example.

Table 23. ALM\_MAG1 Bit Descriptions

Bits	Description (Default = 0x0000)
[15:0]	Threshold setting; matches format of the ALM_CTRL[11:8] selection
	ALM_CTAL[11.0] Selection

Table 24. ALM\_MAG2 Bit Descriptions

Bits	Description (Default = 0x0000)
[15:0]	Threshold setting; matches for format of the ALM_CTRL[15:12] selection

#### **DYNAMIC ALARM USE**

The dynamic alarm setting monitors the data selection for a rate-of-change comparison. The rate of change is represented by the magnitude in the ALM\_MAGx registers over the time represented by the number of samples in the ALM\_SMPLx register (see Table 25). See Table 27 for a dynamic alarm configuration example.

Table 25. ALM\_SMPL1, ALM\_SMPL2 Bit Descriptions

Bits	Description (Default = 0x0000)	
[15:8]	Not used	
[7:0]	Binary, number of samples (both $0x00$ and $0x01 = 1$ )	

#### **ALARM REPORTING**

DIAG\_STAT[9:8] provide error flags that indicate an alarm condition (see Table 34). ALM\_CTRL[2:0] provide controls for a hardware indicator using DIO1 or DIO2.

Table 26. ALM\_CTRL Bit Descriptions

Tuble 20. TEM_OTTE Bit Descriptions	
Bits	Description (Default = 0x0000)
[15:12]	Alarm 2 source selection
	0000 = disable
	0001 = GYRO_OUT (does not include GYRO_OUT2)
	0010 = TEMP_OUT
	0011 = DIAG_STAT
[11:8]	Alarm 1 source selection (same as Alarm 2)
7	Rate-of-change enable for Alarm 2 (1 = rate of change,
	0 = static level)
6	Rate-of-change enable for Alarm 1 (1 = rate of change,
	0 = static level)
5	Comparison polarity for Alarm 2 (1 specifies >
	ALM_MAG2, 0 specifies < ALM_MAG2)
4	Comparison polarity for Alarm 1(1 specifies >
	ALM_MAG1, 0 specifies < ALM_MAG1)
3	Comparison data filter setting <sup>1</sup> (1 = Bartlett filter,
	0 = no filtering)
2	Alarm output enable (1 = enabled, $0 = disabled$ )
1	Alarm output polarity (1 = active high, $0 =$ active low)
0	Alarm output line select (1 = DIO2, 0 = DIO1)

<sup>&</sup>lt;sup>1</sup> Filtering applies to GYRO\_OUT only.

#### Alarm Example

Table 27 offers an example that configures Alarm 1 to trigger when filtered GYRO\_OUT data drops below 50°/sec and Alarm 2 to trigger when filtered GYRO\_OUT data changes by more than 50°/sec over a 49.8 ms period, or ~1004°/sec². The filter setting helps reduce false triggers from noise and refine the accuracy of the trigger points. The ALM\_SMPL2 setting of 102 samples provides a comparison period that is 49.8 ms for an internal sample rate of 2048 SPS. There is no need to program ALM\_SMPL1 because Alarm 1 is a static alarm in this example.

**Table 27. Alarm Configuration Example 1** 

DIN	Description
0x9911, 0x98AF	ALM_CTRL = 0x11AF Alarm 2: dynamic; ΔGYRO_OUT (Δtime, ALM_SMPL2) > ALM_MAG2
	Alarm 1: static; GYRO_OUT < ALM_MAG1; use filtered data source for comparison; DIO2 output indicator, positive polarity
0x9304, 0x92CE	ALM_MAG2 = 0x04CE, 50°/sec
0x9104, 0x90CE	ALM_MAG1 = 0x04CE, 50°/sec
0x9666	ALM_SMPL2[7:0] = 0x66, 102 samples

# SYSTEM CONTROLS

Table 28 lists the registers associated with a number of system level controls for managing its operation.

**Table 28. System Tool Registers** 

Register Name	Address	Description
GPIO_CTRL	0x1A	General-purpose I/O control
MSC_CTRL	0x1C	Data ready, self test, calibration, miscellaneous control
SLP_CTRL	0x24	Sleep mode control
DIAG_STAT	0x26	System status/error flags
GLOB_CMD	0x28	System commands
LOT_ID1	0x32	Lot Identification Code 1
LOT_ID2	0x34	Lot Identification Code 2
LOT_ID3	0x36	Lot Identification Code 3
PROD_ID	0x38	Product identification
SERIAL_NUM	0x3A	Serial number

#### **GLOBAL COMMANDS**

The GLOB\_CMD register (see Table 29) provides trigger bits for several operations. Write 1 to the appropriate bit in GLOB\_CMD to start a function. After the function completes, the bit restores to zero.

#### Software Reset

Set GLOB\_CMD[7] = 1 (DIN = 0xA880) to reset the operation, which removes all data, initializes all registers from their flash settings, and starts data collection. This function provides a firmware alternative to the  $\overline{RST}$  line (see Table 5, Pin 8).

Table 29. GLOB\_CMD Bit Descriptions

Bits	Description (Default = 0x0000)
[15:8]	Not used
7	Software reset
[6:4]	Not used
3	Flash update
2	Not used
1	Factory calibration restore
0	Automatic bias correction

#### **MEMORY MANAGEMENT**

The data retention of the flash memory depends on the temperature, as shown in Figure 20. The FLASH\_CNT register (see Table 30) provides a 16-bit counter that helps track the number of write cycles to the nonvolatile flash memory, which helps the user manage against the endurance rating. The flash updates every time any of the following bits are set to 1: GLOB\_CMD[3], GLOB\_CMD[1], and GLOB\_CMD[0].

Table 30. FLASH\_CNT Bit Descriptions

Bits	Description
[15:0]	Binary counter; number of flash updates
600	
(Years) 057	
RETENTION (Years)	
150	
<b>о</b> з	10 40 55 70 85 100 125 135 150 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 20. Flash Memory Retention

#### **Checksum Test**

Set MSC\_CTRL[11] = 1 (DIN = 0x9D08) to perform a checksum verification of the internal program memory. This takes a summation of the internal program memory and compares it with the original summation value for the same locations (from factory configuration). Check the results in the DIAG\_STAT register (see Table 34). DIAG\_STAT[6] = 0 if the sum matches the correct value and 1 if it does not. Ensure that the power supply is within specification for the entire processing time for this function (see Table 1).

#### **GENERAL-PURPOSE INPUT/OUTPUT**

Four general-purpose I/O lines (DIO1, DIO2, DIO3, and DIO4/CLKIN) provide a number of useful functions. The MSC\_CTRL[2:0] bits (see Table 31) control the data ready configuration and have the highest priority for setting either DIO1 or DIO2 (but not both). The ALM\_CTRL[2:0] control bits (see Table 26) provide the alarm indicator configuration control and have the second highest priority for DIO1 or DIO2. When DIO1 and DIO2 are not in use as either data ready or alarm indicator signals, the GPIO\_CTRL register (see Table 32) provides the control and data bits for them, together with the DIO3 and DIO4 lines.

Table 31. MSC\_CTRL Bit Descriptions

Bits	Description (Default = 0x0006)
[15:12]	Not used
11	Memory test; cleared upon completion (1 = enabled, 0 = disabled)
10	Automatic self test; cleared upon completion (1 = enabled, 0 = disabled)
[9:8]	Do not use, always set both bits to zero.
7	Disable sensor compensation (1 = disable compensation, 0 = enable compensation)
[6:3]	Not used
2	Data ready enable (1 = enabled, 0 = disabled)
1	Data ready polarity (1 = active high, $0 = active low$ )
0	Data ready line select (1 = DIO2, 0 = DIO1)

#### Table 32. GPIO\_CTRL Bit Descriptions

[15:12] Don't care  11 General-Purpose I/O Line 4 (DIO4) data level  10 General-Purpose I/O Line 3 (DIO3) data level	Description (Default = 0x0000)	
· · · · · · · · · · · · · · · · · · ·		
10 General-Purpose I/O Line 3 (DIO3) data level		
9 General-Purpose I/O Line 2 (DIO2) data level		
8 General-Purpose I/O Line 1 (DIO1) data level		
[7:4] Don't care		
General-Purpose I/O Line 2 (DIO2) direction cont (1 = output, 0 = input)	rol	
2 General-Purpose I/O Line 1 (DIO1) direction cont (1 = output, 0 = input)	rol	
1 General-Purpose I/O Line 2 (DIO2) direction cont (1 = output, 0 = input)	rol	
0 General-Purpose I/O Line 1 (DIO1) direction cont (1 = output, 0 = input)	rol	

#### Data Ready Input/Output Indicator

The factory default setting for MSC\_CTRL[2:0] is 110, which configures DIO1 as a positive data ready indicator signal. A common option for this function is MSC\_CTRL[2:0] = 100 (DIN = 0x9C04), which changes data ready to a negative polarity for processors that provide only negative triggered interrupt pins. The pulse width is between 100  $\mu$ s and 200  $\mu$ s over all conditions.

#### **Example Input/Output Configuration**

For example, set GPIO\_CTRL[7:0] = 0x02 (DIN = 0x9A02) to set DIO1 as an input and DIO2 as an output. Then, set GPIO\_CTRL[15:8] = 0x02 (DIN = 0x9B02) to set DIO2 in a high output state. Monitor DIO1 by reading GPIO\_CTRL[8] (DIN = 0x1B00).

#### **AUTOMATIC SELF TEST**

The MSC\_CTRL bits (see Table 31) provide an automatic self test function that helps verify the mechanical integrity of the MEMS structure, together with the basic function of the signal processing circuit. When enabled, the self test function applies an electrostatic force to the MEMS structure that causes it to move in a manner that simulates its response to actual rotation. Set MSC\_CTRL[10] = 1 (DIN = 0x9D04) to run the automatic self test routine, which reports a pass/fail result in DIAG\_STAT[5]. MSC\_CTRL[10] resets itself to 0 after completing this routine.

#### **POWER MANAGEMENT**

The SLP\_CTRL register (see Table 33) provides two different sleep modes for system level management: normal and timed. Set SLP\_CTRL[7:0] = 0xFF (DIN = 0xA4FF) to start normal sleep mode. To awaken the device from sleep mode, use one of the following options to restore normal operation: assert  $\overline{\text{CS}}$  from high to low; pulse  $\overline{\text{RST}}$  low, then high again; or cycle the power. Use SLP\_CTRL[7:0] to put the device into sleep mode for a specified period. For example, SLP\_CTRL[7:0] = 0x64 (DIN = 0xA464) puts the ADIS16137 to sleep for 50 sec.

Table 33. SLP\_CTRL Bit Descriptions

Bits	Description
[15:8]	Not used
[7:0]	0xFF: normal sleep mode
	0x00 to 0xFE: programmable sleep time bits; 0.5 sec/LSB

#### **STATUS**

The DIAG\_STAT register (see Table 34) provides error flags for a number of functions. Each flag uses a 1 to indicate an error condition and a 0 to indicate a normal condition. Reading this register provides access to the status of each flag and resets all of the bits to 0 for monitoring future operation. If the error condition remains, the error flag returns to 1 at the conclusion of the next sample cycle. The SPI communication error flag in DIAG\_STAT[3] indicates that the number of SCLKs in a SPI sequence did not equal a multiple of 16 SCLKs.

Table 34. DIAG\_STAT Bit Descriptions

Bits	Description (Default = 0x0000)		
[15:10]	Not used		
9	Alarm 2 status (1 = active, 0 = inactive)		
8	Alarm 1 status (1 = active, 0 = inactive)		
7	Not used		
6	Flash test, checksum flag (1 = fail, 0 = pass)		
5	Self test diagnostic error flag (1 = fail, 0 = pass)		
4	Sensor over range (1 = overrange, 0 = normal)		
3	SPI communication failure (1 = fail, 0 = pass)		
2	Flash update failure (1 = fail, 0 = pass)		
[1:0]	Not used		

#### PRODUCT IDENTIFICATION

The PROD\_ID register (see Table 35) contains 0x3F09, which is the hexadecimal equivalent of 16,137. The LOT\_ID1, LOT\_ID2, and LOT\_ID3 registers (see Table 36) provide manufacturing lot information. The SERIAL\_NUM register (see Table 37) contains a binary number that represents the serial number on the device label and is lot specific.

Table 35. PROD\_ID Bit Descriptions

Bits	Description (Default = 0x3F09)
[15:0]	Product identification = 0x3F09 (16,137)

#### Table 36. LOT\_ID1, LOT\_ID2, LOT\_ID3 Bit Descriptions

D:-	<b>n</b> 1.0
Bits	Description
[15:0]	Lot identification, binary code

#### Table 37. SERIAL NUM Bit Descriptions

Bits Description		Description
	[15:14]	Not used
	[13:0]	Serial number, 1 to 9999 (0x270F)

# APPLICATIONS INFORMATION POWER SUPPLY CONSIDERATIONS

The ADIS16137 includes 12  $\mu F$  of capacitance across the VDD and GND pins. This capacitance presents low input impedance for power supplies that have fast rise times. The internal power regulator waits for a valid input supply voltage before initiating a start-up process that draws an elevated current (~400 mA) for approximately 1.5 ms. This transient current occurs approximately 125 ms after VDD reaches a valid level. This regulation circuit also provides a constant power load, which results in a load that has a negative dynamic resistance. Figure 21 provides a graphical relationship between the supply current and voltage for systems that need to account for this type of load when designing supply feedback loops.




Figure 21. Supply Current vs. Supply Voltage

#### PROTOTYPE INTERFACE BOARD

The ADIS16IMU1/PCBZ (sold separately) provides a breakout board function for the ADIS16137BMLZ. This interface PCB provides larger connectors than the ADIS16137BMLZ, which results in a simpler connection with a SPI-compatible processor board. It also provides four tapped M2 holes for attachment of the ADIS16137BMLZ to the breakout board and four holes (machine screw size M2.5 or No. 4) for mounting the breakout board to a solid structure. J1 is a dual row, 2 mm (pitch) connector that works with 1 mm ribbon cable systems.

Figure 22 provides the top level view of the interface board. Install the ADIS16137BMLZ onto this board using the silk pattern as an orientation guide. Figure 23 provides the pin assignments for J1 that match the ADIS16137BMLZ pin functions, which are listed in Table 5. The ADIS16137 does not require external capacitors for normal operation; therefore, the interface PCB does not use the C1 and C2 pads.




Figure 22. Physical Diagram for the ADIS16IMU1/PCBZ

		J1		
RST	1	2	SCLK	
cs	3	4	DOUT	
DNC	5	6	DIN	
GND	7	8	GND	
GND	9	10	VDD	
VDD	11	12	VDD	
DIO1	13	14	DIO2	1-051
DIO3	15	16	DIO4/CLKIN	11854-021

Figure 23. J1 Pin Assignments

#### **INSTALLATION TIPS**

Figure 24 and Figure 25 provide the mechanical design information for the ADIS16IMU1/PCBZ. Use these figures when implementing a connector down approach, where the mating connector and the ADIS16137BMLZ are on the same surface. When designing a connector up system, use the mounting holes shown in Figure 24 as a guide in designing the bulkhead mounting system and use Figure 25 as a guide in developing the mating connector interface on a flexible circuit or other connector system. The mating connector pattern in Figure 25 assumes the use of the Samtec CLM-112-02 series of connectors.




Figure 24. Suggested Mounting Hole Locations, Connector Down




Figure 25. Suggested Layout and Mechanical Design for the Mating Connector

# PACKAGING AND ORDERING INFORMATION OUTLINE DIMENSIONS




Figure 26. 24-Lead Module with Connector Interface (ML-24-3) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADIS16137BMLZ	-40°C to +105°C	24-Lead Module with Connector Interface	ML-24-3

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

**NOTES** 

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com