

256K x 36, 512K x 18 3.3V Synchronous ZBT[™] SRAMs ZBT[™] Feature 3.3V I/O, Burst Counter Pipelined Outputs

AS8C803601 AS8C801801

Features

- 256K x 36, 512K x 18 memory configurations
- Supports high performance system speed 150MHz (3.8ns Clock-to-Data Access)
- ◆ ZBTTM Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%)
- 3.3V I/O Supply (V DDQ)
- Power down controlled by ZZ input
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP).

Description

The AS8C803601/801801 are3.3V high-speed 9,437,184 bit (9 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write. The AS8C803601/801801 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used to disable the <u>outp</u>utsat any given time.

A Clock Enable(CEN) pin allows operation of the toAS8C803601/801801 be suspended as long as necessary. All synchronous inputs are ignored when (CEN)is high and the internal device registers will hold their previous values.

There are three chip enable pins ($\overline{CE1}$, CE2, $\overline{CE2}$) that allow the user to deselect the device when desired. If anyone of these three are not asserted when ADV \overline{LD} is low, no new memoryoperation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

TheAS8C803601/801801 have an on-chip burst counter. In the burst mode, the AS8C803601/801801 can provide fourcycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADVLD signal is used to load a new external address (ADVLD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The AS8C803601/801801 SRAM utilize IDT's latest high-performance CMOS process, and are packaged ina JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

m Description	Jii Summaly		
A0-A18	Address Inputs	Input	Synchronous
CE1, CE2, CE2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
$\overline{\text{BW}}_{1}$, $\overline{\text{BW}}_{2}$, $\overline{\text{BW}}_{3}$, $\overline{\text{BW}}_{4}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
ZZ	Sleep Mode	Input	Asynchronous
VO0-VO31, I/OP1-I/OP4	Data Input / Output	VO	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

Pin Description Summary

5304 tbl 01

SEPTEMBER 2010


5304tbl 02

Symbol	Pin Function	I/O	Active	Description
A0-A18	Address Inputs	-	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	Ι	N/A	ADV/\overline{LD} is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high.
R∕₩	Read / Write	I	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	Ι	LOW	Synchronous Clock Enable Input. When \overline{CEN} is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of \overline{CEN} sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, \overline{CEN} must be sampled low at rising edge of clock.
BW1-BW4	Individual B yte Write E nables	Ι	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/\overline{W} and ADV/\overline{LD} are sampled low) the appropriate byte write signal (\overline{BW}_{1} - \overline{BW}_{4}) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. \overline{BW}_{1} - \overline{BW}_{4} can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. $\overline{CE_1}$ and $\overline{CE_2}$ are used with CE ₂ to enable the AS8C 803601/801801 ($\overline{CE_1}$ or $\overline{CE_2}$ sampled high or CE ₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT ^M has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE ₂ is used with \overline{CE}_1 and \overline{CE}_2 to enable the chip. CE ₂ has inverted polarity but otherwise identical to \overline{CE}_1 and \overline{CE}_2 .
CLK	Clock	Ι	N/A	This is the clock input to the AS8C803601/801801. Except for \overline{OE} , all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/Op1-I/Op4	Data Inp ut/Output	I/O	N/A	Synchronous data input/output (I/O) p ins. B oth the d ata input path and d ata output p ath a re registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous o utput e nable. \overline{OE} must be low to read data from the AS8C803601/801801. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
ZZ	Sleep Mode	Ι	N/A	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the AS8C803601/801801 to its lowest power consumption level.Data retention is guaranteed in Sleep Mode.
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.


NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Functional Block Diagram



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit		
Vdd	Core Supply Voltage	3.135	3.3	3.465	V		
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	۷		
Vss	Supply Voltage	0	0	0	۷		
VIII	Input High Voltage - Inputs	2.0		VDD+0.3	۷		
V⊮	Input High Voltage - I/O	2.0		VDDQ+0.3	۷		
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	٧		
5304 tbl 04							

NOTES:

1. VIL (min.) = -1.0V for pulse width less than t cyc/2, once per cycle.


Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽¹⁾	Vss	VDD	VDDQ		
Commercial	0°Cto +70°C	0V	3.3V±5%	3.3V±5%		
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%		
NOTES: 5304 tbl 05						

NOTES:

1. During production testing, the case temperature equals the ambient temperature

Pin Configuration - 256K x 36



Top View 100 TQFP

NOTES:

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is/IH.
- 2. Pin 84 is reserved for a future 16M.
- 3. DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (V ss), or tied HIGH (V DD).

Pin Configuration - 512K x 18 <u>ההההההההההההההההה</u>החחה 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 Ο NC 🗆 80 □ A10 79 78 77 ⊐ vss Vss D 76 75 74 I/O8 73 J 1/07 I/O9 🗌 ☐ I/O6 72

I/O9 9 Vss 10 VDDQ 11 I/O10 12 I/O11 13 VDD⁽¹⁾ 14 VDD 15 VDS1⁽¹⁾ 16 VSS 17 I/O13 19 VDDQ 22 I/O14 22 I/O15 23 I/O14 22 I/O15 23 71 70 69 68 □ I/O4 ⊐ vss 67 66 65 64 63 62] I/O2 61 ∃ vss 60 59 58 □ i/O₀ I/OP2 24 NC 25 VSS 26 57 56 55 ⊐ vss VDDQ 27 NC 28 NC 29 54 53 52 51 ⊐ NC NC C 30 5304 drw 02a -BO A5 A3 A2 DNU(3) VSS | VSS | VDD | DNU(3) A11 | A11 | A12 | A14 | A15 | A15 | A15 | A15 | A17 | Å Ł **Top View 100 TQFP**

NOTES:

- 1. Pins 14, 16 and 66 do not have to be connected directly to V DD as long as the input voltage is $\geq V H$.
- 2. Pin 84 is reserved for a future 16M.
- DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (V ss), or tied HIGH (V DD).

100 TQFP Capacitance⁽¹⁾

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	ViN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF
	-			5304 t bl 07

119 BGA Capacitance¹⁾ (TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
Cin	Input Capacitance	ViN = 3dV	7	pF	
Cvo	I/O Capacitance	Vout = 3dV	7	pF	

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings¹⁾

Symbol	Symbol Rating Commercial Industrial			
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V	
Vterm ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to V dd	V	
Vterm ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V	
Vterm ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V	
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C	
	Industrial Operating Temperature	-40 to +85	°C	
Tbias	Temperature Under Bias	-55 to + 125	°C	
Tstg	Storage Temperature	-55 to + 125	°C	
Рт	Power Dissipation	2.0	W	
ЮИТ	DC Output Current	50	mA	

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDD terminals only.

3. VDDQ terminals only.

4. Input terminals only.

5. I/O terminals only.

6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V DDQ during power supply ramp up.

7. During production testing, the case temperature equals T A.

165 fBGA Capacitance¹⁾

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3 dV	TBD	pF
Cı/o	I/O Capacitance	Vout = 3 dV	TBD	pF

5304 t b l 0 7b

5304 tbl 06

AS8C803601, AS8C801801, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with ZBT™ Feature, 3.3V I/O, Burst Counter, and Pipelined Outputs

Synchronous Truth Table⁽¹⁾

CEN	R/₩	Chip ⁽⁵⁾ Enable	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles l ater)
L	L	Select	L	Valid	External	Х	LOAD WRITE	D ⁽⁷⁾
L	Н	Select	L	Х	External	Х	LOAD READ	Q ⁽⁷⁾
L	х	Х	Н	Valid	Internal	LOAD W RITE / BURST W RITE	BURSTWRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	х	Х	Н	Х	Internal	LOAD RE AD / BURST RE AD	BURST RE AD (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Deselect	L	Х	Х	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Х	Х	Н	Х	Х	DESELECT / NO OP	NOOP	HiZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND ⁽⁴⁾	Previous Value
								5304 tbl 0

NOTES:

1. $L = V \parallel, H = V \parallel, X = Don't Care.$

2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/ \overline{W} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/ \overline{W} signal when the first address is loaded at the beginning of the burst cycle.

3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE 2 is sampled low) and ADV/ LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.

4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/Os remains unchanged.

5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, CE 2 = H on these chip enables. Chip is deselected if any one of the chip enables is false.

6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

7. Q - Data read from the device, D - data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/W	BW 1	BW 2	BW 3 ⁽³⁾	BW 4 ⁽³⁾
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3) ^(2,3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) ^(2,3)	L	Н	Н	Н	L
NO RITE W	L	Н	Н	Н	Н

NOTES:

1. $L = V \parallel H = V \parallel H$, X = Don't Care.

2. Multiple bytes may be selected during the same cycle.

3. N/A for X18 configuration.

5304 tbl 09

Interleaved Burst Sequence Table (LBO=VDD)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table (LBO=Vss)

	Seque	ence 1	Seque	ence 2	Seque	ence 3	Seque	ence 4
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram⁽¹⁾

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
ADDRESS ⁽²⁾ (A0 - A17)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
CONTROL ⁽²⁾ (R/W, ADV/LD, BWx)	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA⁽²⁾ I/O [0:31], I/O P[1:4]	D/Q27	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	

5304 drw 03

5304 tbl 10

5304 tbl 11

NOTES:

1. This assumes \overline{CEN} , \overline{CE}_1 , CE_2 , \overline{CE}_2 are all true.

2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/W	ADV/LD	CE ⁽¹⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Load read
n+1	Х	Х	Н	Х	L	Х	Х	Х	Burstread
n+2	A1	Н	L	L	L	Х	L	Q0	Load read
n+3	Х	Х	L	Н	L	Х	L	Q0+1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	L	Q1	NOOP
n+5	A2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	Х	Z	Burstread
n+7	Х	Х	L	Н	L	Х	L	Q2	Deselect or STOP
n+8	Аз	L	L	L	L	L	L	Q2+1	Load write
n+9	Х	Х	Н	Х	L	L	Х	Z	Burst write
n+10	A4	L	L	L	L	L	Х	D3	Load write
n+11	Х	Х	L	Н	L	Х	Х	D3+1	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Х	D4	NOOP
n+13	A5	L	L	L	L	L	Х	Z	Load write
n+14	A6	Н	L	L	L	Х	Х	Z	Load read
n+15	A7	L	L	L	L	L	Х	D5	Load write
n+16	Х	Х	Н	Х	L	L	L	Q6	Burst write
n+17	A8	Н	L	L	L	Х	Х	D7	Load read
n+18	Х	Х	Н	Х	L	Х	Х	D7+1	Burst read
n+19	A9	L	L	L	L	L	L	Q8	Load write

NOTES:

1. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌE	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock S etup a®ud V
n+2	Х	Х	Х	Х	Х	Х	L	Qo	Contents of Address Ao Re ad Out

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance. 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE 2 = L.

Burst Read Operation⁽¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	Х	Х	Clock Setup Valid, Advance Counter
n+2	Х	Х	Н	Х	L	Х	L	Qo	Address Ao Read Out, Inc. Count
n+3	Х	Х	Н	Х	L	Х	L	Q0+1	Address A0+1 Read Out, Inc . Co unt
n+4	Х	Х	Н	Х	L	Х	L	Q0+2	Address A0+2 Read Out, Inc . Co unt
n+5	A1	Н	L	L	L	Х	L	Q0+3	Address A0+3 Read Out, Load A1
n+6	Х	Х	Н	Х	L	Х	L	Q0	Address Ao Read Out, Inc. Count
n+7	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count
n+8	A2	Н	L	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance..

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation⁽¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	L	Х	Х	Do	Write to Address Ao

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation⁽¹⁾

Cycle	Address	- R/₩	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments			
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup			
n+1	Х	Х	Н	Х	L	L	Х	Х	Clock Setup Valid, Inc. Count			
n+2	Х	Х	Н	Х	L	L	Х	D0	Address Ao Write, Inc. Count			
n+3	Х	Х	Н	Х	L	L	Х	D0+1	Address A0+1 Write, Inc. Count			
n+4	Х	Х	Н	Х	L	L	Х	D0+2	Address A0+2 Write, Inc. Count			
n+5	A1	L	L	L	L	L	Х	D0+3	Address A0+3 Write, Load A1			
n+6	Х	Х	Н	Х	L	L	Х	D0	Address Ao Write, Inc. Count			
n+7	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count			
n+8	A2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2			

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

AS8C803601, AS8C801801, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with ZBTTM Feature, 3.3V I/O, Burst Counter, and Pipelined Outputs

Commercial Temperatur e Range

Read Operation with Clock Enable Used¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 I gnored
n+2	A1	Н	L	L	L	Х	Х	Х	Clock V alid
n+3	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored, Data Q₀ is on the bus.
n+4	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored, Data Q₀ is on the bus.
n+5	A2	Н	L	L	L	Х	L	Q0	Address Ao Read out (bus trans.)
n+6	Аз	Н	L	L	L	Х	L	Q1	Address A1 Read out (bus trans.)
n+7	A4	Н	L	L	L	Х	L	Q2	Address A2 Read out (bus trans.)

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance. 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE 2 = L.

Write Operation with Clock Enable Used¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup.
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Х	Х	Clock Valid.
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A2	L	L	L	L	L	Х	Do	Write Data Do
n+6	Аз	L	L	L	L	L	Х	D1	Write Data D1
n+7	A4	L	L	L	L	L	Х	D2	Write Data D2

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with Chip Enable Used¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	Ao	Н	L	L	L	Х	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A1	Н	L	L	L	Х	L	Qo	Address Ao Read out. Load A 1.
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Х	L	Q1	Address A1 Re ad out. De selected.
n+7	A2	Н	L	L	L	Х	Х	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	Х	Х	L	Н	L	Х	L	Q2	Address A ₂ Read out. Deselected.

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	Ao	L	L	L	L	L	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A1	L	L	L	L	L	Х	Do	Address Do Write in. Load A1.
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Х	Х	D1	Address D1 Write in. Deselected.
n+7	A2	L	L	L	L	L	Х	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	Х	Х	L	Н	L	Х	Х	D2	Address D2 Write in. Deselected.

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

AC Electrical Characteristics

(VDD = 3.3V +/-5%, Industrial Temperature Range)

		150	MHz	133M	Hz	100	MHz	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	6.7		7.5		10		ns
tF ⁽¹⁾	Clock Frequency		150		133		100	MHz
tсн ⁽²⁾	Clock High Pulse Width	2.0		2.2		3.2		ns
tcL ⁽²⁾	Clock Low Pulse Width	2.0		2.2		3.2		ns
Output Par		2.0				0.2		
tcp	Clock High to Valid Data		3.8.		4.2		5	ns
tCDC	Clock High to Data Change	1.5		1.5		1.5		ns
tCLZ ^(3,4,5)	Clock High to Output Active	1.5		1.5		1.5		ns
tcHz ^(3,4,5)	Clock High to Data High-Z	1.5	3	1.5	3	1.5	3.3	ns
tOE	Output Enable Access Time		3.8		4.2		5	ns
toLz ^(3,4)	Output Enable Low to Data Active	0		0		0		ns
tонz ^(3,4)	Output Enable High to Data High-Z		3.8	_	4.2	_	5	ns
Set Up Tim	105							
tse	Clock E nable S etup Ti me	1.5		1.7		2.0	—	ns
tsa	Address Setup Time	1.5		1.7		2.0	—	ns
tsD	Data In Setup Time	1.5		1.7		2.0	—	ns
tsw	Read/Write (R/ \overline{W}) S etup Time	1.5		1.7		2.0	—	ns
tsadv	Advance/Load (ADV/LD)Setup Time	1.5		1.7	-	2.0		ns
tsc	Chip Enable/SelectSetup Time	1.5		1.7	_	2.0		ns
tsв	Byte Write Enable (\overline{BWx}) Setup Time	1.5		1.7		2.0		ns
Hold Times	S							
the	Clock Enable Hold Time	0.5		0.5		0.5		ns
tHA	Address Hold Time	0.5		0.5		0.5		ns
thd	Data In Hold Time	0.5		0.5		0.5		ns
tHW	Read/Write (R/ \overline{W}) Ho ld Time	0.5	_	0.5		0.5	—	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5		ns
tнc	Chip Enable/Select Hold Time	0.5		0.5	_	0.5	—	ns
tнв	Byte Write Enable (BWx) Hold Time	0.5		0.5		0.5		ns

5304 tbl 24

NOTES:


1. $t_F = 1/t_{CYC}$.


2. Measured as HIGH above 0.6V $\,\,_{\text{DDQ}}$ and LOW below 0.4V $\,\,_{\text{DDQ}}$


3. Transition is measured ± 200 mV from steady-state.

4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.

5. To avoid bus contention, the output buffers are designed such that t CHZ (device turn-off) is about 1ns faster than tCLZ (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tCLZ is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tCHZ, which is a Max. parameter (worse case at 70 deg. C, 3.135V).









NOTES:

- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.




...




:

100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline



Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

5304 drw 11



ORDERING INFORMATION

Alliance	Organization	VCC Range	Package	Operating Temp	Speed Mhz
AS8C803601-QC150N	256K x 36	3.1 - 3.4V	100 pin TQFP	Comercial 0 - 70C	150
AS8C801801-QC150N	512K x 18	3.1 - 3.4V	100 pin TQFP	Comercial 0 - 70C	150

PART NUMBERING SYSTEM

AS8C	Device	Conf.	Mode	Package	Operating Temp	Speed	N
Sync. SRAM prefix	80 = 8M	18= x18 36 = x36	01= ZBT 00 = Pipelined 25 = Flow- Thru	Q = 100 Pin TQFP	0 ~ 70C	150MHz	N= Leadfree



Alliance Memory, Inc. 551 Taylor way, suite#1 San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved Part Number: AS8C803601/801801 Document Version: v. 1.0

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com