

0.9-Ω SPST ANALOG SWITCH

Check for Samples: TS5A3166

FEATURES


- Isolation in Powered-Off Mode, V₊ = 0
- Low ON-State Resistance (0.9 Ω)
- Control Inputs Are 5.5-V Tolerant
- · Low Charge Injection
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- · Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals
- Microphone Switching Notebook Docking

DESCRIPTION

The TS5A3166 is a single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.



ORDERING INFORMATION

For package and ordering information, see the Package Option Addendum at the end of this document.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Summary Of Characteristics⁽¹⁾

Configuration	Single Pole Single Throw (SPST)
Number of channels	1
ON-state resistance (r _{on})	0.9 Ω
ON-state resistance flatness (r _{on(flat)})	0.15 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	7.5 ns/12.5 ns
Charge injection (Q _C)	1 pC
Bandwidth (BW)	200 MHz
OFF isolation (O _{ISO})	-64 dB at 1 MHz
Total harmonic distortion (THD)	0.005%
Leakage current (I _{COM(OFF)})	±20 nA
Power-supply current (I ₊)	0.5 μΑ
Package option	5-pin DSBGA, SOT-23, or SC-70

(1) $V_+ = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

FUNCTION TABLE

IN	NO TO COM, COM TO NO
L	OFF
Н	ON

Table 1. PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION
1	NO	Normally closed
2	COM	Common
3	GND	Digital ground
4	IN	Digital control pin to connect COM to NO
5	V ₊	Power Supply

PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V_{COM}	Voltage at COM
V_{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
r _{peak}	Peak on-state resistance over a specified voltage range
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
I _{NO(PWROFF)}	Leakage current measured at the NO port during the power-down condition, V ₊ = 0
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state under worst-case input and output conditions
I _{COM(PWROFF)}	Leakage current measured at the COM port during the power-down condition, $V_{+} = 0$
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open



PARAMETER DESCRIPTION (continued)

SYMBOL	DESCRIPTION
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
$Q_{\mathbb{C}}$	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
Cı	Capacitance of control input (IN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
l ₊	Static power-supply current with the control (IN) pin at V ₊ or GND

Absolute Maximum Ratings(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾	Supply voltage range ⁽³⁾			
$V_{NO} \ V_{COM}$	Analog voltage range (3) (4) (5)	Analog voltage range (3) (4) (5)		V ₊ + 0.5	>
I _K	Analog port diode current	$V_{NO}, V_{COM} < 0$	-50		mA
I _{NO}	On-state switch current	V V 045 V	-200	200	A
I _{COM}	On-state peak switch current (6)	e peak switch current ⁽⁶⁾ $V_{NO, V_{COM}} = 0$ to V_{+}		400	mA
VI	Digital input voltage range (3) (4)		-0.5	6.5	V
I _{IK}	Digital clamp current	V _I < 0	-50		mA
I ₊	Continuous current through V+	,		100	mA
I _{GND}	Continuous current through GND		-100		mA
		DBV package		206	
θ_{JA}	Package thermal impedance ⁽⁷⁾	DCK package		252	°C/W
		YZP package		132	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽⁴⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁵⁾ This value is limited to 5.5 V maximum.

⁽⁶⁾ Pulse at 1-ms duration < 10% duty cycle.

⁽⁷⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



Electrical Characteristics for 5-V Supply⁽¹⁾

 $\mbox{V}_{\mbox{\tiny +}} = 4.5 \mbox{ V}$ to 5.5 V, $\mbox{T}_{\mbox{\tiny A}} = -40\mbox{°C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch		<u> </u>		l	1			,	
Analog signal range	V _{COM} , V _{NO}					0		V ₊	V
Peak ON resistance	r .	$0 \le V_{NO} \le V_+$	Switch ON,	25°C	4.5 V		8.0	1.1	Ω
Teak ON Tesisiance	r _{peak}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	4.5 V			1.2	12
ON-state resistance	r _{on}	$V_{NO} = 2.5 V,$	Switch ON,	25°C	4.5 V		0.7	0.9	Ω
ON state resistance	ion	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	4.0 (1	32
ON-state resistance		$0 \le V_{NO} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON,	25°C	45.77		0.15		0
flatness	r _{on(flat)}	V _{NO} = 1 V, 1.5 V, 2.5 V,	See Figure 13	25°C	4.5 V		0.09	0.15	Ω
		$I_{COM} = -100 \text{ mA},$		Full				0.15	
		$V_{NO} = 1 V$		25°C		-20	4	20	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 4.5 \text{ V},$ or $V_{NO} = 4.5 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	5.5 V	-100		100	nA
		$V_{NO} = 0 \text{ to } 5.5 \text{ V},$		25°C	0.1/	-5	0.4	5	μA
	I _{NO(PWROFF)}	$V_{COM} = 5.5 \text{ V to } 0,$		Full	0 V	-15		15	
		V _{COM} = 1 V,		25°C		-20	4	20	
COM OFF leakage current	I _{COM(OFF)}	$V_{NO} = 4.5 \text{ V},$ or $V_{COM} = 4.5 \text{ V},$ $V_{NO} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	5.5 V	-100		100	nA
		$V_{COM} = 5.5 \text{ V to } 0,$		25°C	0.1/	-5	0.4	5	
	I _{COM(PWROFF)}	$V_{NO} = 0$ to 5.5 V,		Full	0 V	-15		15	μA
		V _{NO} = 1 V,		25°C		-2	0.3	2	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 4.5 \text{ V},$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	5.5 V	-20		20	nA
		$V_{COM} = 1 V$,		25°C		-2	0.3	2	
COM ON leakage current	I _{COM(ON)}	$V_{NO} = Open,$ or $V_{COM} = 4.5 \text{ V},$ $V_{NO} = Open,$	Switch ON, See Figure 15	Full	5.5 V	-20		20	nA
Digital Control Input	s (IN)			•	•	•			
Input logic high	V _{IH}			Full		2.4		5.5	٧
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage	1 1	V FFVorO		25°C	E E V	-2	0.3	2	- A
current	$I_{\rm IH},~I_{\rm IL}$	$V_1 = 5.5 \text{ V or } 0$		Full	5.5 V	-20		20	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.



Electrical Characteristics for 5-V Supply⁽¹⁾ (continued)

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic									
		V V	C 25 nF	25°C	5 V	2.5	4.5	7	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	1.5		7.5	ns
		V V	C 25 x 5	25°C	5 V	6	9	11.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	4		12.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0$,	C _L = 1 nF, See Figure 20	25°C	5 V		1		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	5 V		19		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	5 V		18		pF
NO ON capacitance	C _{NO(ON)}	V _{NO} = V ₊ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	5 V		200		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	5 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 21	25°C	5 V		0.005		%
Supply									
Positive supply		V V or CND	Switch ON or OFF	25°C	E E V		0.01	0.1	
current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	Full	5.5 V			0.5	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T_A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	${\sf V_{COM}}, {\sf V_{NO}}$					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NO} \le V_{+},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	3 V		1.1	1.5 1.7	Ω
ON-state resistance	r _{on}	$V_{NO} = 2 V,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	3 V		1	1.4	Ω
ON-state resistance		$0 \le V_{NO} \le V_{+},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.3		
flatness	r _{on(flat)}	$V_{NO} = 2 \text{ V}, 0.8 \text{ V},$ $I_{COM} = -100 \text{ mA},$		25°C Full	3 V		0.09	0.15 0.15	Ω
		$V_{NO} = 1 V$		25°C		-2	0.5	2	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 3 \text{ V},$ or $V_{NO} = 3 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	3.6 V	-20		20	nA
		$V_{NO} = 0 \text{ to } 3.6 \text{ V},$		25°C	0.1/	-1	0.1	1	
	I _{NO(PWROFF)}	$V_{COM} = 3.6 \text{ V to } 0,$		Full	0 V	-5		5	μA
		$V_{COM} = 1 V$		25°C		-2	0.5	2	
COM OFF leakage current	I _{COM(OFF)}	$\begin{aligned} &V_{NO}=3\ V,\\ ∨\\ &V_{COM}=3\ V,\\ &V_{NO}=1\ V, \end{aligned}$	Switch OFF, See Figure 14	Full	3.6 V	-20		20	nA
		$V_{COM} = 3.6 \text{ V to } 0,$		25°C	0 V	-1	0.1	1	μA
	I _{COM(PWROFF)}	$V_{NO} = 0 \text{ to } 3.6 \text{ V},$		Full	0 0	- 5		5	μΑ
NO ON leakage current	I _{NO(ON)}	$\begin{split} &V_{NO}=1\ V,\\ &V_{COM}=Open,\\ or\\ &V_{NO}=3\ V,\\ &V_{COM}=Open, \end{split}$	Switch ON, See Figure 15	25°C Full	3.6 V	-2 -20	0.2	20	nA
		$V_{COM} = 1 V$		25°C		-2	0.2	2	
COM ON leakage current	I _{COM(ON)}	V_{NO} = Open, or V_{COM} = 3 V, V_{NO} = Open,	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
Digital Control Inputs	(IN)								
	V _{IH}			Full		2		5.5	V
Input logic high					1	1			
Input logic high Input logic low	V _{IL}			Full		0		0.8	V

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CO	ONDITIONS	T_A	V+	MIN	TYP	MAX	UNIT
Dynamic		ı.			i.			'	
		V - V	C = 25 pF	25°C	3.3 V	2	5	10	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	1.5		11	ns
		\/ \/	0 25 -5	25°C	3.3 V	6.5	9	12	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	4		13	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 1 \text{ nF},$ See Figure 21	25°C	3.3 V		1		рС
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		19		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		18		pF
NO ON capacitance	C _{NO(ON)}	V _{NO} = V ₊ or GND, Switch ON,	See Figure 16	25°C	3.3 V		36		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	3.3 V		36		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	3.3 V		200		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	3.3 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 21	25°C	3.3 V		0.01		%
Supply								<u> </u>	
Positive supply		V – V or CND	Switch ON or OFF	25°C	3.6 V		0.01	0.1	
current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	Full	3.0 V			0.25	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $\mbox{V}_{\mbox{\tiny +}} = 2.3 \mbox{ V}$ to 2.7 V, $\mbox{T}_{\mbox{\tiny A}} = -40 \mbox{\,^{\circ}C}$ to 85 $\mbox{\,^{\circ}C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T_A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}				2.3 V	0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NO} \le V_{+},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		1.8	2.4	Ω
ON-state resistance	r _{on}	$V_{NO} = 2 V,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		1.2	2.1	Ω
ON-state resistance		$0 \le V_{NO} \le V_{+},$ $I_{COM} = -100 \text{ mA},$	Switch ON,	25°C			0.7		
flatness	r _{on(flat)}	$V_{NO} = 2 \text{ V}, 0.8 \text{ V},$ $I_{COM} = -100 \text{ mA},$	See Figure 13	25°C Full	2.3 V		0.4	0.6	Ω
		V _{NO} = 1 V,		25°C		-5	0.3	5	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 3 \text{ V},$ or $V_{NO} = 3 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	2.7 V	-50		50	nA
	I _{NO(PWROFF)}	$V_{NO} = 0 \text{ to } 3.6 \text{ V},$ $V_{COM} = 3.6 \text{ V to } 0,$		25°C Full	0 V	-2 -15	0.05	2 15	μΑ
		V _{COM} = 1 V,		25°C		-5	0.3	5	
COM OFF leakage current	I _{COM(OFF)}	$\begin{split} &V_{NO}=3\ V,\\ ∨\\ &V_{COM}=3\ V,\\ &V_{NO}=1\ V, \end{split}$	Switch OFF, See Figure 14	Full	2.7 V	-50		50	nA
	I _{COM(PWROFF)}	$V_{COM} = 3.6 \text{ V to } 0,$ $V_{NO} = 0 \text{ to } 3.6 \text{ V},$		25°C Full	0 V	-2 -15	0.05	2 15	μΑ
		V _{NO} = 1 V,		25°C		-13	0.3	2	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
		V _{COM} = 1 V, V _{NO} = Open,		25°C	-	-2	0.3	2	
COM ON leakage current	I _{COM(ON)}	or V _{COM} = 3 V, V _{NO} = Open,	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
Digital Control Inputs	(IN1, IN2)								
Input logic high	V _{IH}			Full		1.8		5.5	V
Input logic low	V _{IL}		_	Full		0		0.6	V
		V _I = 5.5 V or 0		25°C		-2	0.3	2	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CC	ONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic	<u> </u>								
		\/ - \/	$C_1 = 35 \text{ pF},$	25°C	2.5 V	2	6	10	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	See Figure 17	Full	2.3 V to 2.7 V	1		12	ns
		V V	C 25 5 5	25°C	2.5 V	4.5	8	10.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	3		15	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 1 \text{ nF},$ See Figure 21	25°C	2.5 V		4		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18.5		pF
NO ON capacitance	C _{NO(ON)}	V _{NO} = V ₊ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	2.5 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	2.5 V		-62		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 21	25°C	2.5 V		0.02		%
Supply		·							
Positive supply		$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C	271/		0.001	0.02	
current	I ₊	$v_1 = v_+$ or GND,	SWILCH ON OF OFF	Full	2.7 V		0.25	μΑ	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 1.8-V Supply⁽¹⁾

 V_{+} = 1.65 V to 1.95 V, T_{A} = -40°C to 85°C (unless otherwise noted))

PARAMETER	SYMBOL	TEST CONDITIONS		T _A	V ₊	MIN	TYP	MAX	UNIT		
Analog Switch											
Analog signal range	V_{COM} , V_{NO}					0		V ₊	V		
Peak ON resistance	-	$0 \le V_{NO} \le V_+$	Switch ON,	25°C	1.65 V		4.2	V ₊ 4.2 25 30 1.6 3.9 4.0 2.8 4.1 22 27 5 50 2 10 5 40 2 2 20 20 20 5.5 0.6	0		
Teak Old Tesistance	r _{peak}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	1.05 V			30	12		
ON-state resistance	r	$V_{NO} = 2 V$,	Switch ON,	25°C	1.65 V		V ₊ 4.2 25 30 1.6 3.9 4.0 2.8 4.1 22 27 5 50 20 10 2 10 2 20 20 20 5.5 0.6 0.3 2	Ω			
ON-State resistance	r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	1.03 V			4.0	32		
ON-state resistance		$0 \le V_{NO} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON,	25°C	4.05.1/		2.8	2 μA 2 μA 3 ν 4 ν 5 ν 6 ν 7 πA			
flatness	r _{on(flat)}	$V_{NO} = 2 V, 0.8 V,$	See Figure 13	25°C	1.65 V		4.1	22	Ω		
		$I_{COM} = -100 \text{ mA},$		Full				27			
		$V_{NO} = 1 V$		25°C		-5		5			
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 3 \text{ V},$ or $V_{NO} = 3 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA		
		$V_{NO} = 0 \text{ to } 3.6 \text{ V},$		25°C	0 V	-2		2			
	I _{NO(PWROFF)}	$V_{COM} = 3.6 \text{ V to } 0,$		Full	0 0	-10		10	μΑ		
		$V_{COM} = 1 V$,		25°C		-5		5			
COM OFF leakage current	I _{COM(OFF)}	$\begin{aligned} &V_{NO}=3\ V,\\ ∨\\ &V_{COM}=3\ V,\\ &V_{NO}=1\ V, \end{aligned}$	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA		
		$V_{COM} = 0 \text{ to } 3.6 \text{ V},$		25°C	0 V	-2		2			
	ICOM(PWROFF)	$V_{NO} = 3.6 \text{ V to } 0,$		Full	0 0	-10	10	μA 			
		$V_{NO} = 1 V$,		25°C		-2		2			
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	1.95 V	-20		20	nA		
		$V_{COM} = 1 V$,		25°C		-2		2			
COM ON leakage current $I_{COM(ON)} = \begin{array}{c} V_{NO} = Open, \\ or \\ V_{COM} = 3 \ V, \\ V_{NO} = Open, \end{array}$		Switch ON, See Figure 15	Full	1.95 V	-20		20	nA			
Digital Control Inputs	(IN1, IN2)							'			
Input logic high	V _{IH}			Full		1.5		5.5	V		
Input logic low	V _{IL}			Full		0		0.6	V		
Input lookage ourrest	1 1	V = 5.5.V cr.0		25°C	1.05.\/	-2	0.3	2	ъ^		
Input leakage current	I _{IH} , I _{IL}	$V_1 = 5.5 \text{ V or } 0$		Full	1.95 V	-20		20	пА		

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)


 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85°C (unless otherwise noted))


PARAMETER	SYMBOL	TEST CO	ONDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic									
		V V	C 25 nF	25°C	1.8 V	3	9	18	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	1		20	ns
		V V	0 25 - 5	25°C	1.8 V	5	10	15.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	4		18.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	1.8 V		2		рС
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18.5		pF
NO ON capacitance	C _{NO(ON)}	V _{NO} = V ₊ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.8 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 19	25°C	1.8 V		-62		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz See Figure 21	25°C	1.8 V		0.055		%
Supply									
Positive supply		$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C	1.95 V		0.001	0.01	μA
current	I ₊	vi - v+ or Give,	SWILCH ON OF OFF	Full	1.35 V			0.15	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum





TYPICAL PERFORMANCE




















Figure 6. t_{ON} and t_{OFF} vs Supply Voltage







Figure 7. t_{ON} and t_{OFF} vs Temperature (V₊ = 5 V)






Figure 9. Gain vs Frequency (V₊ = 5 V)




Figure 10. OFF Isolation vs Frequency $(V_+ = 5 \text{ V})$




Figure 11. Total Harmonic Distortion vs Frequency $(V_+ = 5 \text{ V})$




Figure 12. Power-Supply Current vs Temperature $(V_+ = 5 \text{ V})$

Copyright © 2005–2013, Texas Instruments Incorporated



PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (r_{on})




Figure 14. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NO(OFF)}$, $I_{COM(PWROFF)}$, $I_{NO(PWR(FF))}$)




Figure 15. ON-State Leakage Current (I_{COM(ON)}, I_{NO(ON)})



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 16. Capacitance (C_I, C_{COM(OFF)}, C_{COM(ON)}, C_{NO(OFF)}, C_{NO(ON)})



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- (2) C_L includes probe and jig capacitance.

Figure 17. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})




Figure 18. Bandwidth (BW)



PARAMETER MEASUREMENT INFORMATION (continued)






Figure 19. OFF Isolation (O_{ISO})



- (1) C_L includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.

Figure 20. Charge Injection (Q_C)



(1) C_L includes probe and jig capacitance.

Figure 21. Total Harmonic Distortion (THD)



REVISION HISTORY

Changes from Original (February 2005) to Revision A	Page
Updated ORDERING INFORMATION table.	1
Changes from Revision A (October 2012) to Revision B	Page
Changed pin name from NC to NO throughout the datasheet	1
Removed ORDERING INFORMATION table.	





18-Jan-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS5A3166DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JASF ~ JASR)	Samples
TS5A3166DBVRE4	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	JASF	Samples
TS5A3166DBVRG4	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	JASF	Samples
TS5A3166DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JF5 ~ JFF ~ JFR)	Samples
TS5A3166DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JF5 ~ JFF ~ JFR)	Samples
TS5A3166DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JF5 ~ JFF ~ JFR)	Samples
TS5A3166YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(JF7 ~ JFN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

18-Jan-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS5A3166:

Automotive: TS5A3166-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Jun-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3166DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3166DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3166DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TS5A3166YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 28-Jun-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3166DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TS5A3166DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TS5A3166DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TS5A3166YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree \mathbf{M} package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com