

TABLE OF CONTENTS

Specifications.....	3	Input Scaling	7
Absolute Maximum Ratings.....	5	Calibration (14-Bit Resolution Examples)	8
ESD Caution.....	5	Grounding, Decoupling, and Layout Considerations	9
Description of Operation	6	Clock Rate Control.....	9
Gain Adjustment	6	High Resolution Data Acquisition System.....	10
Zero Offset Adjustment.....	6	Applications.....	11
Timing.....	7	Outline Dimensions	12
Digital Output Data	7	Ordering Guide	12

REVISION HISTORY

6/05—Rev. C to Rev. D

Updated Format	Universal
Updated Outline Dimensions	12

6/03—Rev. B to Rev. C

Removed Serial Output Function and Adjustable Clock Rate	Universal
Updated Format	Universal
Changes to General Description	1
Changes to Product Highlights.....	1
Changes to Functional Block Diagram.....	1
Inserted ESD Warning	3
Change to Ordering Guide.....	3
Change to Figure 7	5
Deleted text from Digital Output Data.....	5
Deleted Figure 9 and Renumbered Remainder of Figures.....	5
Deleted the ‘Using the AD1376 or AD1377 at Slower Conversion Times’ Section	8
Deleted Figure 16.....	8
Change to Figure 13	9
Change to Figure 14	9
Updated Outline Dimensions	10

SPECIFICATIONS

Typical at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $+5\text{ V}$, unless otherwise noted.

Table 1.

Model	AD1376JD/AD1377JD			AD1376KD/AD1377KD			Unit	
	Min	Typ	Max	Min	Typ	Max		
RESOLUTION			16			16	Bits	
ANALOG INPUTS								
Voltage Ranges								
Bipolar		± 2.5			± 2.5		V	
		± 5			± 5		V	
		± 10			± 10		V	
Unipolar		0 to 5			0 to 5		V	
		0 to 10			0 to 10		V	
		0 to 20			0 to 20		V	
Impedance (Direct Input)							V	
0 V to +5 V, $\pm 2.5\text{ V}$		1.88			1.88		k Ω	
0 V to +10 V, $\pm 5.0\text{ V}$		3.75			3.75		k Ω	
0 V to +20 V, $\pm 10\text{ V}$		7.50			7.50		k Ω	
DIGITAL INPUTS ¹								
Convert Command		Trailing edge of positive 50 ns (min) pulse						
Logic Loading		1			1		LS TTL Load	
TRANSFER CHARACTERISTICS ² (ACCURACY)								
Gain Error		$\pm 0.05^3$	± 0.2		$\pm 0.05^3$	± 0.2	%	
Offset Error								
Unipolar		$\pm 0.05^3$	± 0.1		$\pm 0.05^3$	± 0.1	% of FSR ⁴	
Bipolar		$\pm 0.05^3$	± 0.2		$\pm 0.05^3$	± 0.2	% of FSR	
Linearity Error (Max)		± 0.006			± 0.003		% of FSR	
Inherent Quantization Error		$\pm 1/2$			$\pm 1/2$		LSB	
Differential Linearity Error		± 0.003			± 0.003		% of FSR	
POWER SUPPLY SENSITIVITY								
$\pm 15\text{ V DC } (\pm 0.75\text{ V})$		0.0015			0.0015		% of FSR/% ΔV_S	
$+5\text{ V DC } (\pm 0.25\text{ V})$		0.001			0.001		% of FSR/% ΔV_S	
CONVERSION TIME ⁵								
12 Bits (AD1376)		11.5	13		11.5	13	μs	
14 Bits (AD1376)		13.5	15		13.5	15	μs	
16 Bits (AD1376)		15.5	17		15.5	17	μs	
14 Bits (AD1377)			8.75			8.75	μs	
16 Bits (AD1377)			10			10	μs	
POWER SUPPLY REQUIREMENTS								
Analog Supplies	+14.5	+15	+15.5	+14.5	+15	+15.5	V dc	
	-14.5	-15	-15.5	-14.5	-15	-15.5	V dc	
Digital Supply	+4.75	+5	+5.25	+4.75	+5	+5.25	V dc	
AD1376 Power Consumption		600	800		600	800	mW	
+15 V Supply Drain		+10			+10		mA	
-15 V Supply Drain		-23			-23		mA	
+5 V Supply Drain		+18			+18		mA	
AD1377 Power Consumption		600	800		600	800	mW	
+15 V Supply Drain		+10			+10		mA	
-15 V Supply Drain		-23			-23		mA	
+5 V Supply Drain		+18			+18		mA	
WARM-UP TIME		1			1		Minutes	

AD1376/AD1377

Model	AD1376JD/AD1377JD			AD1376KD/AD1377KD			Unit
	Min	Typ	Max	Min	Typ	Max	
DRIFT⁶							
Gain			±15		±5	±15	ppm/°C
Offset							
Unipolar		±2	±4		±2	±4	ppm of FSR/°C
Bipolar			±10		±3	±10	ppm of FSR/°C
Linearity		±2	±3		±0.3	±2	ppm of FSR/°C
Guaranteed No Missing Code							
Temperature Range		0 to 70 (13 Bits)			0 to 70 (14 Bits)		°C
DIGITAL OUTPUT¹ (All Codes Complementary)							
Parallel Output Codes ⁷							
Unipolar		CSB			CSB		
Bipolar		COB, CTC ⁸			COB, CTC ⁸		
Output Drive		5			5		LSTTL Loads
Status		Logic 1 During Conversion			Logic 1 During Conversion		
Status Output Drive			5			5	LSTTL Loads
Internal Clock ⁹							
Clock Output Drive			5			5	LSTTL Loads
Frequency		1040/1750			1040/1750		kHz
TEMPERATURE RANGE							
Specification		0 to 70			0 to 70		°C
Operating		-25 to +85			-25 to +85		°C
Storage		-55 to +125			-55 to +125		°C

¹ Logic 0 = 0.8 V max; Logic 1 = 2.0 V min for inputs. For digital outputs, Logic 0 = 0.4 V max. Logic 1 = 2.4 V min.

² Tested on ±10 V and 0 V to +10 V ranges.

³ Adjustable to zero.

⁴ Full-scale range.

⁵ Conversion time may be shortened with "short cycle" set for lower resolution.

⁶ Guaranteed but not 100% production tested.

⁷ CSB—Complementary Straight Binary. COB—Complementary Offset Binary. CTC—Complementary Twos Complement.

⁸ CTC coding obtained by inverting MSB (Pin 1).

⁹ With Pin 23, clock rate controls tied to digital ground.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Logic Supply Voltage	$+7\text{ V}$
Analog Inputs (Pin 24 and Pin 25)	$\pm 25\text{ V}$
Analog Ground to Digital Ground	$\pm 0.3\text{ V}$
Digital Inputs	-0.3 V to $V_{DD} + 0.3\text{ V}$
Junction Temperature	175°C
Storage Temperature	150°C
Lead Temperature (10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



DESCRIPTION OF OPERATION




Figure 2. Linearity Error vs. Temperature




Figure 3. AD1376 Nonlinearity vs. Conversion Time




Figure 4. Gain Drift Error vs. Temperature

On receipt of a CONVERT START command, the AD1376/AD1377 convert the voltage at the analog input into an equivalent 16-bit binary number. This conversion is accomplished as follows: the 16-bit successive approximation register (SAR) has its 16-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the

feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

GAIN ADJUSTMENT

The gain adjustment circuit consists of a 100 ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 300 k Ω resistor to Pin 29 (GAIN ADJ) as shown in Figure 5.

If no external trim adjustment is desired, Pin 27 (COMPARATOR IN) and Pin 29 can be left open.




Figure 5. Gain Adjustment Circuit ($\pm 0.2\%$ FSR)

ZERO OFFSET ADJUSTMENT

The zero offset adjustment circuit consists of a 100 ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 1.8 M Ω resistor to Pin 27 for all ranges. As shown in Figure 6, the tolerance of this fixed resistor is not critical; a carbon composition type is generally adequate. Using a carbon composition resistor having a -1200 ppm/°C temperature coefficient contributes a worst-case offset temperature coefficient of $32 \text{ LSB}_{14} \times 61 \text{ ppm/LSB}_{14} \times 1200 \text{ ppm/°C} = 2.3 \text{ ppm/°C}$ of FSR, if the offset adjustment potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 16 \text{ LSB}_{14}$, use of a carbon composition offset summing resistor typically contributes no more than 1 ppm/°C of FSR offset temperature coefficient.




Figure 6. Zero Offset Adjustment Circuit ($\pm 0.3\%$ FSR)

An alternate offset adjustment circuit, which contributes a negligible offset temperature coefficient if metal film resistors (temperature coefficient < 100 ppm/°C) are used, is shown in Figure 7.




Figure 7. Low Temperature Coefficient Zero Adjustment Circuit

In either adjustment circuit, the fixed resistor connected to Pin 27 should be located close to this pin to keep the pin connection short. Pin 27 is quite sensitive to external noise pickup and should be guarded by ANALOG COMMON.

TIMING

The timing diagram is shown in Figure 8. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This in turn removes the inhibit applied to the gated clock, permitting it to run through 17 cycles. All the SAR parallel bits, the STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t_0 , B_1 is reset and B_2-B_{16} are set unconditionally. At t_1 , the Bit 1 decision is made (keep) and Bit 2 is reset unconditionally. This sequence continues until the Bit 16 (LSB) decision (keep) is made at t_{16} . The STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the low Logic 0 state. Note that the clock remains low until the next conversion.

Corresponding parallel data bits become valid on the same positive-going clock edge.




Figure 8. Timing Diagram (Binary Code 011001110111010)

DIGITAL OUTPUT DATA

Parallel data from TTL storage registers is in negative true form (Logic 1 = 0 V and Logic 0 = 2.4 V). Parallel data output coding is complementary binary for unipolar ranges and complementary offset binary for bipolar ranges. Parallel data becomes valid at least 20 ns before the STATUS flag returns to Logic 0, permitting parallel data transfer to be clocked on the 1 to 0 transition of the STATUS flag (see Figure 9). Parallel data output changes state on positive going clock edges.




Figure 9. LSB Valid to Status Low

Short Cycle Input

Pin 32 (SHORT CYCLE) permits the timing cycle shown in Figure 8 to be terminated after any number of desired bits has been converted, allowing somewhat shorter conversion times in applications not requiring full 16-bit resolution. When 10-bit resolution is desired, Pin 32 is connected to Bit 11 output Pin 11. The conversion cycle then terminates and the STATUS flag resets after the Bit 10 decision (Figure 8). Short cycle connections and associated 8-, 10-, 12-, 13-, 14-, and 15-bit conversion times are summarized in Table 3 for a 1.6 MHz clock (AD1377) or 933 kHz clock (AD1376).

Table 3. Short Cycle Connections

Resolution Bits	(% FSR)	Maximum Conversion Time (µs)		Status Flag Reset	Connect Short Cycle Pin 32 to
		AD1377	AD1376		
16	0.0015	10	17.1	t_{16}	NC (Open)
15	0.003	9.4	16.1	t_{15}	Pin 16
14	0.006	8.7	15.0	t_1	Pin 15
13	0.012	8.1	13.9	t_{13}	Pin 14
12	0.024	7.5	12.9	t_{12}	Pin 13
10	0.100	6.3	10.7	t_{10}	Pin 11
8	0.390	5.0	8.6	t_8	Pin 9

INPUT SCALING

The ADC inputs should be scaled as close to the maximum input signal range as possible to use the maximum signal resolution of the ADC. Connect the input signal as shown in Table 4. See Figure 10 for circuit details.

AD1376/AD1377

Table 4. Input Scaling Connections

Input Signal Line	Output Code	Connect Pin 26 to	Connect Pin 24 to	Connect Input Signal to
±10 V	COB	Pin 27 ¹	Input Signal	Pin 24
±5 V	COB	Pin 27 ¹	Open	Pin 25
±2.5 V	COB	Pin 27 ¹	Pin 27 ¹	Pin 25
0 V to +5 V	CSB	Pin 22	Pin 27 ¹	Pin 25
0 V to +10 V	CSB	Pin 22	Open	Pin 25
0 V to +20 V	CSB	Pin 22	Input Signal	Pin 24

¹ Pin 27 is extremely sensitive to noise and should be guarded by ANALOG COMMON.




Figure 10. Input Scaling Circuit

CALIBRATION (14-BIT RESOLUTION EXAMPLES)

External zero adjustment and gain adjustment potentiometers, connected as shown in Figure 5 and Figure 6, are used for device calibration. To prevent interaction of these two adjustments, zero is always adjusted first and then gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and minus full scale for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 V to 10 V Range

Set analog input to +1 LSB₁₄ = 0.00061 V. Adjust zero for digital output = 1111111111110. Zero is now calibrated. Set analog input to +FSR - 2 LSB = 9.99878 V. Adjust gain for 0000000000001 digital output code; full scale (gain) is now calibrated. Half-scale calibration check: set analog input to 5.00000 V; digital output code should be 0111111111111.

-10 V to +10 V Range

Set analog input to -9.99878 V; adjust zero for 1111111111110 digital output (complementary offset binary) code. Set analog input to 9.99756 V; adjust gain for 0000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.00000 V; digital output (complementary offset binary) code should be 0111111111111.




Figure 11. Analog and Power Connections for Unipolar 0 V to 10 V Input Range




Figure 12. Analog and Power Connections for Bipolar -10 V to +10 V Input Range

Other Ranges

Representative digital coding for 0 V to +10 V and -10 V to +10 V ranges is given in the 0 V to 10 V Range section and -10 V to +10 V Range section. Coding relationships and calibration points for 0 V to +5 V, -2.5 V to +2.5 V, and -5 V to +5 V ranges can be found by halving proportionally the corresponding code equivalents listed for the 0 V to +10 V and -10 V to +10 V ranges, respectively, as indicated in Table 5.

Table 5. Transition Values vs. Calibration Codes

Output Code MSB LSB ¹	Range	±10 V	±5 V	±2.5 V	0 V to +10 V	0 V to +5 V
000000 ²	+Full Scale	+10 V –3/2 LSB	+5 V –3/2 LSB	+2.5 V –3/2 LSB	+10 V –3/2 LSB	+5 V –3/2 LSB
011111	Midscale	0 V –1/2 LSB	0 V –1/2 LSB	0 V –1/2 LSB	+5 V –1/2 LSB	+2.5 V –1/2 LSB
111110	–Full Scale	–10 V +1/2 LSB	–5 V +1/2 LSB	–2.5 V +1/2 LSB	0 V +1/2 LSB	0 V +1/2 LSB

¹ For LSB value for range and resolution used, see Table 6.

² Voltages given are the nominal value for transition to the code specified.

Table 6. Input Voltage Range and LSB Values

Analog Input Voltage Range		±10 V	±5 V	±2.5 V	0 V to +10 V	0 V to +5 V
Code Designation		COB ¹ or CTC ²	COB ¹ or CTC ²	COB ¹ or CTC ²	CSB ³	CSB ³
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$	$\frac{20\text{ V}}{2^n}$	$\frac{10\text{ V}}{2^n}$	$\frac{5\text{ V}}{2^n}$	$\frac{10\text{ V}}{2^n}$	$\frac{5\text{ V}}{2^n}$
	n = 8	78.13 mV	39.06 mV	19.53 mV	39.06 mV	19.53 mV
	n = 10	19.53 mV	9.77 mV	4.88 mV	9.77 mV	4.88 mV
	n = 12	4.88 mV	2.44 mV	1.22 mV	2.44 mV	1.22 mV
	n = 13	2.44 mV	1.22 mV	0.61 mV	1.22 mV	0.61 mV
	n = 14	1.22 mV	0.61 mV	0.31 mV	0.61 mV	0.31 mV
	n = 15	0.61 mV	0.31 mV	0.15 mV	0.31 mV	0.15 mV

¹ COB = complementary offset binary.

² CTC = complementary twos complement—achieved by using an inverter to complement the most significant bit to produce $\overline{\text{MSB}}$.

³ CSB = complementary straight binary

Zero- and full-scale calibration can be accomplished to a precision of approximately $\pm 1/2$ LSB using the static adjustment procedure described previously. By summing a small sine or triangular wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in *Analog-Digital Conversion Handbook*, edited by D. H. Sheingold, Prentice Hall, Inc., 1986.

GROUNDING, DECOUPLING, AND LAYOUT CONSIDERATIONS

Many data acquisition components have two or more ground pins that are not connected together within the device. These grounds are usually referred to as DIGITAL COMMON (logic power return), ANALOG COMMON (analog power return), or analog signal ground. These grounds (Pin 19 and Pin 22) must be tied together at one point as close as possible to the converter. Ideally, a single solid analog ground plane under the converter would be desirable. Current flows through the wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system analog ground point and the ground pins of the ADC. Separate wide conductor stripe ground returns should be provided for high resolution converters to minimize noise and IR losses from the current

flow in the path from the converter to the system ground point. In this way, ADC supply currents and other digital logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the ADC supply terminals should be capacitively decoupled as close to the ADC as possible. A large value (such as 1 μF) capacitor in parallel with a 0.1 μF capacitor is usually sufficient. Analog supplies are to be bypassed to the ANALOG COMMON (analog power return) Pin 22 and the logic supply is bypassed to DIGITAL COMMON (logic power return) Pin 19.

The metal cover is internally grounded with respect to the power supplies, grounds, and electrical signals. Do not externally ground the cover.

CLOCK RATE CONTROL

The AD1376/AD1377 can be operated at faster conversion times by connecting the clock rate control (Pin 23) to an external multiturn trim potentiometer (TCR <100 ppm/°C) as shown in Figure 13.




Figure 13. Clock Rate Control Circuit

AD1376/AD1377

HIGH RESOLUTION DATA ACQUISITION SYSTEM

The essential details of a high resolution data acquisition system using a 16-bit sample-and-hold amplifier (SHA) and the AD1376/AD1377 are shown in Figure 14. Conversion is initiated by the falling edge of the CONVERT START pulse. This edge drives the device's STATUS line high. The inverter then drives the SHA into hold mode. STATUS remains high throughout the conversion and returns low once the conversion is completed. This allows the SHA to re-enter track mode.

This circuit can exhibit nonlinearities arising from transients produced at the ADC's input by the falling edge of CONVERT START. This edge resets the ADC's internal DAC; the resulting transient depends on the SHA's present output voltage and the ADC's prior conversion result. In the circuit of Figure 15, the falling edge of CONVERT START also places the SHA into hold mode (via the ADC's STATUS output), causing the reset transient to occur at the same moment as the SHA's track-and-hold transition. Timing skews and capacitive coupling can cause some of the transient signal to add to the signal being acquired by the SHA, introducing nonlinearity.




Figure 14. Basic Data Acquisition System Interconnections 16-Bit SHA

A much safer approach is to add a flip-flop, as shown in Figure 15. The rising edge of CONVERT START places the track-and-hold device into hold mode before the ADC reset transients begin. The falling edge of STATUS places the SHA back into track mode. System throughput will be reduced if a long CONVERT START pulse is used. Throughput can be calculated from

$$\text{Throughput} = \frac{1}{T_{ACQ} + T_{CONV} + T_{CS}}$$

where:

T_{ACQ} is the track-and-hold acquisition time.

T_{CONV} is the time required for the ADC conversion.

T_{CS} is the duration of CONVERT START.

The combination of the AD1376 and a 16-bit SHA can provide greater than 50 kHz throughput. No significant track-and-hold droop error will be introduced, provided the width of CONVERT START is small compared with the ADC's conversion time.





Figure 15. Improved Data Acquisition System

APPLICATIONS

The AD1376/AD1377 are excellent for use in high resolution applications requiring moderate speed and high accuracy or stability over commercial (0°C to 70°C) temperature ranges. Typical applications include medical and analytic instrumentation, precision measurement for industrial robotics, automatic test equipment (ATE), multichannel data acquisition systems, servo control systems, or anywhere wide dynamic range is required. A proprietary monolithic DAC and laser-trimmed thin-film resistors guarantee a maximum nonlinearity of $\pm 0.003\%$ ($1/2 \text{ LSB}_{14}$). The converters may be short cycled to achieve faster conversion times—15 μs to 14 bits for the AD1376 or 8 μs to 14 bits for the AD1377.

OUTLINE DIMENSIONS



NOTES:

1. INDEX AREA IS INDICATED BY A NOTCH OR LEAD ONE IDENTIFICATION MARK LOCATED ADJACENT TO LEAD ONE.
2. CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 16. 32 Lead Bottom-Braded Ceramic DIP for Hybrid [BBDIP_H] (DH-32E)

Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model	Temperature Range	Maximum Linearity Error	Conversion Time (16 Bits)	Package Option ¹
AD1376JD	0°C to 70°C	±0.006%	17 μs	DH-32E
AD1376KD	0°C to 70°C	±0.003%	17 μs	DH-32E
AD1377JD	0°C to 70°C	±0.006%	10 μs	DH-32E
AD1377KD	0°C to 70°C	±0.003%	10 μs	DH-32E

¹ DH-32E = Ceramic DIP.

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype [ameyasales1](#) [ameyasales2](#)

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com