

KSZ9021RL/RN

Gigabit Ethernet Transceiver with RGMII Support

Revision 1.2

General Description

The KSZ9021RL is a completely integrated triple speed (10Base-T/100Base-TX/1000Base-T) Ethernet Physical Layer Transceiver for transmission and reception of data over standard CAT-5 unshielded twisted pair (UTP) cable.

The KSZ9021RL provides the Reduced Gigabit Media Independent Interface (RGMII) for direct connection to RGMII MACs in Gigabit Ethernet Processors and Switches for data transfer at 10/100/1000Mbps speed.

The KSZ9021RL reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating a LDO controller to drive a low cost MOSFET to supply the 1.2V core.


The KSZ9021RL provides diagnostic features to facilitate system bring-up and debugging in production testing and in product deployment. Parametric NAND tree support enables fault detection between KSZ9021 I/Os and board. Micrel LinkMD[®] TDR-based cable diagnostics permit identification of faulty copper cabling. Remote and local loopback functions provide verification of analog and digital data paths.

The KSZ9021RL is available in a 64-pin, lead-free E-LQFP package, and is offered as the KSZ9021RN in the smaller 48-pin QFN package (See Ordering Information).

Features

- Single-chip 10/100/1000Mbps IEEE 802.3 compliant Ethernet Transceiver
- RGMII interface compliant to RGMII Version 1.3
- RGMII I/Os with 3.3V/2.5V tolerant and programmable timings to adjust and correct delays on both Tx and Rx paths
- Auto-negotiation to automatically select the highest link up speed (10/100/100Mbps) and duplex (half/full)
- On-chip termination resistors for the differential pairs
- On-chip LDO controller to support single 3.3V supply operation – requires only external FET to generate 1.2V for the core
- Jumbo frame support up to 16KB
- 125MHz Reference Clock Output
- Programmable LED outputs for link, activity and speed
- Baseline Wander Correction
- LinkMD[®] TDR-based cable diagnostics for identification of faulty copper cabling
- Parametric NAND Tree support for fault detection between chip I/Os and board.
- Loopback modes for diagnostics

Functional Diagram



LinkMD is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

More Features

- Automatic MDI/MDI-X crossover for detection and correction of pair swap at all speeds of operation
- Automatic detection and correction of pair swap, pair skew and pair polarity
- MDC/MDIO Management Interface for PHY register configuration
- Interrupt pin option
- Power down and power saving modes
- Operating Voltages

0 0	
Core:	1.2V (external FET or regulator)
I/O:	3.3V or 2.5V
Transceiver:	3.3V

Available packages

64-pin E-LQFP (10mm x 10mm):	KSZ9021RL
48-pin QFN (7mm x 7mm):	KSZ9021RN

Applications

- Laser/Network printer
- Network attached storage (NAS)
- Network server
- Gigabit LAN on motherboard (GLOM)
- Broadband gateway
- Gigabit SOHO/SMB router
- IPTV
- IP Set-top box
- Game console
- Triple-play (data, voice, video) media center
- Media converter

Ordering Information

Part Number	Temp. Range	Package	Lead Finish	Description
KSZ9021RL	0°C to +70°C	64-Pin E-LQFP	Pb-Free	RGMII, Commercial Temperature, 64-E-LQFP
KSZ9021RLI ⁽¹⁾	-40°C to +85°C	64-Pin E-LQFP	Pb-Free	RGMII, Industrial Temperature, 64-E-LQFP
KSZ9021RN	0°C to +70°C	48-Pin QFN	Pb-Free	RGMII, Commercial Temperature, 48-QFN
KSZ9021RNI ⁽¹⁾	-40°C to +85°C	48-Pin QFN	Pb-Free	RGMII, Industrial Temperature, 48-QFN

Note:

1. Contact factory for availability.

Revision History

Revision	Date	Summary of Changes
1.0	1/16/09	Data sheet created.
1.1	10/13/09	Updated current consumption in Electrical Characteristics section.
		Corrected data sheet omission of register 1 bit 8 for 1000Base-T Extended Status information.
		Added the following register bits to provide further power saving during software power down: Tri- state all digital I/Os (reg. 258.7), LDO disable (reg. 263.15), Low frequency oscillator mode (reg. 263.8).
		Added KSZ9021RN device and updated entire data sheet accordingly.
		Added 48-Pin QFN package information.
1.2	2/13/14	Added RGMII Pad Skew Registers section.
		Corrected pad skew steps in Registers 260 (104h) and 261 (105h). Datasheet values are incorrect. There is no change to the silicon.
		Added Register 262 (106h) for RGMII TX Data Pad Skew.
		Updated boilerplate.

Contents

Pin Configuration – KSZ9021RL	8
Pin Description – KSZ9021RL	9
Strapping Options – KSZ9021RL	14
Pin Configuration – KSZ9021RN	15
Pin Description – KSZ9021RN	16
Strapping Options – KSZ9021RN	
Functional Overview	
Functional Description: 10Base-T/100Base-TX Transceiver	
100Base-TX Transmit	
100Base-TX Receive	
Scrambler/De-scrambler (100Base-TX only)	
10Base-T Transmit	
10Base-T Receive	
Functional Description: 1000Base-T Transceiver	24
Analog Echo Cancellation Circuit	
Automatic Gain Control (AGC)	24
Analog-to-Digital Converter (ADC)	24
Timing Recovery Circuit	
Adaptive Equalizer	
Trellis Encoder and Decoder	
Functional Description: 10/100/1000 Transceiver Features	25
Auto MDI/MDI-X	
Pair- Swap, Alignment, and Polarity Check	
Wave Shaping, Slew Rate Control and Partial Response	
PLL Clock Synthesizer	
Auto-Negotiation	
RGMII Interface	
RGMII Signal Definition	
RGMII Signal Diagram	
RGMII Pad Skew Registers	
RGMII In-band Status	
MII Management (MIIM) Interface	
Interrupt (INT_N)	
LED Mode	
Single LED Mode	
Tri-color Dual LED Mode	
NAND Tree Support	
Power Management	
Power Saving Mode	
Software Power Down Mode	
Chip Power Down Mode	
Register Map	

Register Description	
Register Description IEEE Defined Registers	
Vendor Specific Registers	
Extended Registers	45
Absolute Maximum Ratings	
Operating Ratings	
Electrical Characteristics	
Timing Diagrams	50
RGMII Timing	50
Auto-Negotiation Timing	
MDC/MDIO Timing	
Reset Timing	53
Reset Circuit	53
Reference Circuits – LED Strap-in Pins	54
Reference Clock – Connection and Selection	55
Magnetics Specification	
Package Information	


List of Figures

Figure 1. KSZ9021RL/RN Block Diagram	22
Figure 2. KSZ9021RL/RN 1000Base-T Block Diagram – Single Channel	24
Figure 3. Auto-Negotiation Flow Chart	27
Figure 4. KSZ9021RL/RN RGMII Interface	29
Figure 5. RGMII v1.3 Specification (Figure 2 – Multiplexing and Timing Diagram)	50
Figure 6. Auto-Negotiation Fast Link Pulse (FLP) Timing	51
Figure 7. MDC/MDIO Timing	52
Figure 8. Reset Timing	53
Figure 9. Recommended Reset Circuit	53
Figure 10. Recommended Reset Circuit for Interfacing with CPU/FPGA Reset Output	54
Figure 11. Reference Circuits for LED Strapping Pins	54
Figure 12. 25MHz Crystal/Oscillator Reference Clock Connection	55

List of Tables

Table 1. MDI/MDI-X Pin Mapping	25
Table 2. Auto-Negotiation Timers	
Table 3. RGMII Signal Definition	29
Table 4. RGMII Pad Skew Registers	
Table 5. Absolute Delay for 4-Bit Pad Skew Setting	31
Table 6. RGMII In-Band Status	32
Table 7. MII Management Frame Format – for KSZ9021RL/RN	32
Table 8. Single LED Mode – Pin Definition	33
Table 9. Tri-color Dual LED Mode – Pin Definition	33
Table 10. NAND Tree Test Pin Order – for KSZ9021RL	34
Table 11. NAND Tree Test Pin Order – for KSZ9021RN	34
Table 12. RGMII v1.3 Specification (Timing Specifics from Table 2)	50
Table 13. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters	
Table 14. MDC/MDIO Timing Parameters	52
Table 15. Reset Timing Parameters	53
Table 16. Reference Crystal/Clock Selection Criteria	55
Table 17. Magnetics Selection Criteria	55
Table 18. Qualified Single Port 10/100/1000 Magnetics	55

Pin Configuration – KSZ9021RL



64-Pin E-LQFP (Top View)

Pin Description – KSZ9021RL

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
1	TXRXP_A	I/O	Media Dependent Interface[0], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_A corresponds to BI_DA+ for MDI configuration and BI_DB+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_A is the positive transmit signal (TX+) for MDI configuration and the positive receive signal (RX+) for MDI-X configuration, respectively.
2	TXRXM_A	I/O	Media Dependent Interface[0], negative signal of differential pair 1000Base-T Mode:
			TXRXM_A corresponds to BI_DA- for MDI configuration and BI_DB- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_A is the negative transmit signal (TX-) for MDI configuration and the negative receive signal (RX-) for MDI-X configuration, respectively.
3	AGNDH	Gnd	Analog ground
4	AVDDL	Р	1.2V analog V _{DD}
5	AVDDL	Р	1.2V analog V _{DD}
6	AVDDH	Р	3.3V analog V _{DD}
7	TXRXP_B	I/O	Media Dependent Interface[1], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_B corresponds to BI_DB+ for MDI configuration and BI_DA+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_B is the positive receive signal (RX+) for MDI configuration and the positive transmit signal (TX+) for MDI-X configuration, respectively.
8	TXRXM_B	I/O	Media Dependent Interface[1], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_B corresponds to BI_DB- for MDI configuration and BI_DA- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_B is the negative receive signal (RX-) for MDI configuration and the negative transmit signal (TX-) for MDI-X configuration, respectively.
9	AGNDH	Gnd	Analog ground
10	TXRXP_C	I/O	Media Dependent Interface[2], positive signal of differential pair 1000Base-T Mode:
			TXRXP_C corresponds to BI_DC+ for MDI configuration and BI_DD+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_C is not used.
11	TXRXM_C	I/O	Media Dependent Interface[2], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_C corresponds to BI_DC- for MDI configuration and BI_DD- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_C is not used.
12	AVDDL	Р	1.2V analog V _{DD}

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function	Pin Function				
13	AVDDL	Р	1.2V analog V _{DD}	1.2V analog V _{DD}				
14	TXRXP_D	I/O	Media Dependent Inter	face[3], po	ositive	signal of differ	ential pair	
		1000Base-T Mode:						
			TXRXP_D corre MDI-X configura				nfiguration	and BI_DC+ for
			10Base-T/100Base-TX					
			TXRXP_D is no					
15	TXRXM_D	I/O	Media Dependent Inter		egativ	e signal of diffe	rential pair	
		1000Base-T Mode:	,	0	5	·		
			TXRXM_D corr MDI-X configur				nfiguration	and BI_DC- for
			10Base-T/100Base-TX					
			TXRXM_D is no	ot used.				
16	AVDDH	Р	3.3V analog V _{DD}					
17	VSS	Gnd	Digital ground					
18	VSS	Gnd	Digital ground					
19	LED2 /	I/O	LED Output: Prog	rammable	LED	2 Output /		
	PHYAD1		Config Mode: The pull-up/pull-down value is latched as PHYAD[1] during					
			•			"Strapping Opt		
			The LED2 pin is progra defined as follows.	mmed by	the L	ED_MODE stra	ipping optio	n (pin 55), and
			Single LED Mode					
			Link	Pin Stat	te L	ED Definition		
			Link off	н	C	DFF		
			Link on (any speed)	L	C	N		
			-					
			Tri-color Dual LED Mo	ode				
					Pin S	tate	LED Definition	
			Link / Activity		LED2	LED1	LED2	LED1
			Link off		Н	Н	OFF	OFF
			1000 Link / No Activity	/	L	Н	ON	OFF
			1000 Link / Activity (R	X, TX)	Toggl	e H	Blinking	OFF
			100 Link / No Activity	-	H	L	OFF	ON
			100 Link / Activity (RX	(, TX)	Н	Toggle	OFF	Blinking
			10 Link / No Activity		L	L	ON	ON
			10 Link / Activity (RX, TX) Toggle Toggle				Blinking	Blinking
			For Tri-color Dual LED indicate 10 Mbps Link a			orks in conjunc	tion with LE	D1 (pin 21) to
20	DVDDH	Р	3.3V/2.5V digital V _{DD}					

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function					
21	LED1 /	I/O	LED Output: Programmable LED1 Output /					
PHYAD0		Config Mode: The pull-up/pull-down value is latched as PHYAD[0] during power-up/reset. See "Strapping Options" section for details.						
			The LED1 pin is progr defined as follows.	ammed by	/ the	LED_MODE stra	apping optio	n (pin 55), and
		Single LED Mode						
			Activity	Pin Sta	ate	LED Definition		
			No Activity	Н		OFF		
			Activity (RX, TX)	Toggle		Blinking		
			Tri-color Dual LED M	lode			1	
			Link / Activity		Pin :	State	LED Defi	nition
					LED	2 LED1	LED2	LED1
			Link off		Н	Н	OFF	OFF
			1000 Link / No Activity		L	Н	ON	OFF
			1000 Link / Activity (RX, TX)		Tog	-	Blinking	OFF
			100 Link / No Activity		Η	L	OFF	ON
			100 Link / Activity (RX, TX)		Н	Toggle	OFF	Blinking
		10 Link / No Activity		L	L	ON	ON	
		10 Link / Activity (RX, TX) Toggle Toggle Blinking Blinking						
			For Tri-color Dual LEE indicate 10 Mbps Link			vorks in conjunc	tion with LE	D2 (pin 19) to
22	DVDDL	Р	1.2V digital V _{DD}					
23	VSS	Gnd	Digital ground					
24	TXD0	I	RGMII Mode: RGI	VII TD0 (T	ransr	mit Data 0) Inpu	t	
25	TXD1	Ι	RGMII Mode: RGI	VII TD1 (T	ransr	mit Data 1) Inpu	t	
26	TXD2	Ι	RGMII Mode: RGI	VII TD2 (T	ransr	mit Data 2) Inpu	t	
27	TXD3	Ι	RGMII Mode: RGI	VII TD3 (T	ransr	mit Data 3) Inpu	t	
28	VSS	Gnd	Digital ground					
29	DVDDL	Р	1.2V digital V _{DD}					
30	DVDDH	Р	3.3V/2.5V digital V_{DD}					
31	TX_ER	Ι	RGMII Mode: This	pin is not	usec	l and should be	left as a no	connect.
32	GTX_CLK	Ι	RGMII Mode: RGI	NII TXC (T	rans	mit Reference C	lock) Input	
33	TX_EN	Ι	RGMII Mode: RGI	VIII TX_CT	L (Tr	ansmit Control)	Input	
34	VSS	Gnd	Digital ground					
35	DVDDL	Р	1.2V digital V _{DD}					

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function			
36	RXD3 /	I/O	RGMII Mode:	RGMII RD3 (Receive Data 3) Output /		
	MODE3		Config Mode:	The pull-up/pull-down value is latched as MODE3 during power-up/reset. See "Strapping Options" section for details.		
37	DVDDH	Р	3.3V/2.5V digita	al V _{DD}		
38	RXD2 /	I/O	RGMII Mode:	RGMII RD2 (Receive Data 2) Output /		
	MODE2		Config Mode:	The pull-up/pull-down value is latched as MODE2 during power-up/reset. See "Strapping Options" section for details.		
39	VSS	Gnd	Digital ground			
40	DVDDL	Р	1.2V digital V _{DD}			
41	RXD1 /	I/O	RGMII Mode:	RGMII RD1 (Receive Data 1) Output /		
	MODE1		Config Mode:	The pull-up/pull-down value is latched as MODE1 during power-up/reset. See "Strapping Options" section for details.		
42	RXD0 /	I/O	RGMII Mode:	RGMII RD0 (Receive Data 0) Output /		
	MODE0		Config Mode:	The pull-up/pull-down value is latched as MODE0 during power-up/reset. See "Strapping Options" section for details.		
43	RX_DV /	I/O	RGMII Mode:	RGMII RX_CTL (Receive Control) Output /		
	CLK125_EN		Config Mode:	Latched as CLK125_NDO Output Enable during power-up/reset See "Strapping Options" section for details.		
44	DVDDH	Р	3.3V/2.5V digita	al V _{DD}		
45	RX_ER	0	RGMII Mode:	This pin is not used and should be left as a no connect.		
46	RX_CLK /	I/O	RGMII Mode:	RGMII RXC (Receive Reference Clock) Output /		
	PHYAD2		Config Mode:	The pull-up/pull-down value is latched as PHYAD[2] during power-up/reset. See "Strapping Options" section for details.		
47	CRS	0	RGMII Mode:	This pin is not used and should be left as a no connect.		
48	MDC	Ipu	Management D	ata Clock Input		
			This pin is the input reference clock for MDIO (pin 49).			
49	MDIO	lpu/O	Management D	ata Input/Output		
				hronous to MDC (pin 48) and requires an external pull-up resistor gital V_{DD} in a range from 1.0k Ω to 4.7k Ω .		
50	COL	0	RGMII Mode:	This pin is not used and should be left as a no connect.		
51	INT_N	0	Interrupt Output	t		
				es a programmable interrupt output and requires an external pull-up /2.5V digital V _{DD} in a range from 1.0k Ω to 4.7k Ω when active low.		
			conditions and	the Interrupt Control/Status Register for programming the interrupt reading the interrupt status. Register 1Fh bit 14 sets the interrupt low (default) or active high.		
52	DVDDL	Р	1.2V digital V _{DD}			
53	VSS	Gnd	Digital ground			
54	DVDDL	Р	1.2V digital V _{DD}			
55	CLK125_NDO /	I/O	125MHz Clock	Output		
			This pin provide	es a 125MHz reference clock output option for use by the MAC. /		
	LED_MODE		Config Mode:	The pull-up/pull-down value is latched as LED_MODE during power-up/reset. See "Strapping Options" section for details.		

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
56	RESET_N	lpu	Chip Reset (active low)
			Hardware pin configurations are strapped-in at the de-assertion (rising edge) of RESET_N. See "Strapping Options" section for more details.
57	LDO_O	0	On-chip 1.2V LDO Controller Output
			This pin drives the input gate of a P-channel MOSFET to generate 1.2V for the chip's core voltages. If 1.2V is provided by the system and this pin is not used, it can be left floating.
58	AVDDL_PLL	Р	1.2V analog V _{DD} for PLL
59	XO	0	25MHz Crystal feedback
			This pin is a no connect if oscillator or external clock source is used.
60	XI	I	Crystal / Oscillator / External Clock Input
			25MHz ±50ppm tolerance
61	AVDDH	Р	3.3V analog V _{DD}
62	ISET	I/O	Set transmit output level
			Connect a 4.99K Ω 1% resistor to ground on this pin.
63	AGNDH_BG	Gnd	Analog ground
64	AVDDH	Р	3.3V analog V _{DD}
E-PAD	E-PAD	Gnd	Exposed Pad on bottom of chip
			Connect E-PAD to ground.

Note:

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

lpu = Input with internal pull-up.

Ipu/O = Input with internal pull-up / Output.

Strapping Options – KSZ9021RL


Pin Number	Pin Name	Type ⁽¹⁾	Pin Function						
46	PHYAD2	I/O		The PHY Address, PHYAD[2:0], is latched at power-up/reset and is configurable to					
19	PHYAD1	I/O	any value from 1 to 7. Each PHY address bit is configured as follows:						
21	PHYAD0	I/O	Pull-up	= 1					
			Pull-do						
				ts [4:3] are always set to '00'.					
36	MODE3	I/O		strap-in pins are latched at power-up/reset and are defined as					
38	MODE2	I/O	follows:						
41	MODE1	I/O	MODE[3:0]	Mode					
42	MODE0	I/O	0000	Reserved – not used					
			0001	Reserved – not used					
			0010	Reserved – not used					
			0010	Reserved – not used					
			0100	NAND Tree Mode					
			0101	Reserved – not used					
			0110	Reserved – not used					
			0111	Chip Power Down Mode					
			1000	Reserved – not used					
			1001	Reserved – not used					
			1010	Reserved – not used					
			1011	Reserved – not used					
			1100	RGMII Mode – advertise 1000Base-T full-duplex only					
			1100	RGMII Mode – advertise 1000Base-T full and half-duplex only					
			1110	RGMII Mode – advertise all capabilities (10/100/1000 speed half/full duplex),except 1000Base-T half-duplex					
			1111	RGMII Mode – advertise all capabilities (10/100/1000 speed half/full duplex)					
43	CLK125_EN	I/O	CLK125_EN is la	atched at power-up/reset and is defined as follows:					
				= Enable 125MHz Clock Output					
			Pull-down = Disable 125MHz Clock Output						
			Pin 55 (CLK125_NDO) provides the 125MHz reference clock output option for use by the MAC.						
55	LED_MODE	I/O	LED_MODE is la	atched at power-up/reset and is defined as follows:					
			Pull-up	= Single LED Mode					
			Pull-do	wn = Tri-color Dual LED Mode					

Note:

1. I/O = Bi-directional.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during power-up or reset, and consequently cause the PHY strap-in pins on the RGMII signals to be latched to the incorrect configuration. In this case, it is recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.

Pin Configuration – KSZ9021RN



48-Pin QFN (Top View)

Pin Description – KSZ9021RN

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
1	AVDDH	Р	3.3V analog V _{DD}
2	TXRXP_A	I/O	Media Dependent Interface[0], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_A corresponds to BI_DA+ for MDI configuration and BI_DB+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_A is the positive transmit signal (TX+) for MDI configuration and the positive receive signal (RX+) for MDI-X configuration, respectively.
3	TXRXM_A	I/O	Media Dependent Interface[0], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_A corresponds to BI_DA- for MDI configuration and BI_DB- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_A is the negative transmit signal (TX-) for MDI configuration and the negative receive signal (RX-) for MDI-X configuration, respectively.
4	AVDDL	Р	1.2V analog V _{DD}
5	TXRXP_B	I/O	Media Dependent Interface[1], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_B corresponds to BI_DB+ for MDI configuration and BI_DA+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_B is the positive receive signal (RX+) for MDI configuration and the positive transmit signal (TX+) for MDI-X configuration, respectively.
6	TXRXM_B	I/O	Media Dependent Interface[1], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_B corresponds to BI_DB- for MDI configuration and BI_DA- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_B is the negative receive signal (RX-) for MDI configuration and the negative transmit signal (TX-) for MDI-X configuration, respectively.
7	TXRXP_C	I/O	Media Dependent Interface[2], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_C corresponds to BI_DC+ for MDI configuration and BI_DD+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_C is not used.
8	TXRXM_C	I/O	Media Dependent Interface[2], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_C corresponds to BI_DC- for MDI configuration and BI_DD- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_C is not used.
9	AVDDL	Р	1.2V analog V _{DD}

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function							
10	TXRXP_D	I/O	Media Dependent Inter	face[3], p	oosit	ive sig	nal of differ	ential pair		
			1000Base-T Mode:							
			TXRXP_D corre MDI-X configura				for MDI co	onfiguration	and BI_DC·	+ for
			10Base-T/100Base-TX	Mode:						
			TXRXP_D is no	ot used.						
11	TXRXM_D	I/O	Media Dependent Inter	face[3], r	nega	tive si	gnal of diffe	erential pair		
			1000Base-T Mode:							
			TXRXM_D corr MDI-X configura				for MDI co	nfiguration a	and BI_DC-	for
			10Base-T/100Base-TX	Mode:						
			TXRXM_D is no	ot used.						
12	AVDDH	Р	$3.3V$ analog V_{DD}							
13	VSS_PS	Gnd	Digital ground							
14	DVDDL	Р	1.2V digital V _{DD}							
15	LED2 /	I/O	LED Output: Progr	ammabl	e LE	D2 O	utput /			
	PHYAD1							ed as PHYA		
			-	-				tions" sectio		
			The LED2 pin is progra defined as follows.	mmed by	y the	ELED_	_MODE stra	apping optio	n (pin 41), a	and is
			Single LED Mode							
			Link	Pin Sta	ate	I FD	Definition			
			Link off	H		OFF				
			Link on (any speed)	L		ON				
				-		on				
			Tri-color Dual LED Mo	de	Din	State		LED Defi	nition	1
			Link/Activity		LE		LED1	LED2	LED1	-
			Link off		H	02	H	OFF	OFF	-
								OFF	-	-
			1000 Link / No Activity		L		H		OFF	-
			1000 Link / Activity (R	^, 1 ^)		ggle	H	Blinking	OFF	-
			100 Link / No Activity		H		L	OFF	ON Dlinking	-
			100 Link / Activity (RX	., IX)	H		Toggle	OFF	Blinking	-
			10 Link / No Activity	T V()	L		L	ON	ON	-
			10 Link / Activity (RX,	IX)	100	ggle	Toggle	Blinking	Blinking	
			For Tri-color Dual LED indicate 10 Mbps Link a	Mode, L and Activ	ED2 ′ity.	works	in conjunc	tion with LE	D1 (pin 17)	to
16	DVDDH	P	3.3V/2.5V digital V _{DD}							

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function							
17	LED1 /	I/O	LED Output: F	Programmab	le LE	D1 Ou	utput /			
	PHYAD0		Config Mode: The pull-up/pull-down value is latched as PHYAD[0] during power-up/reset. See "Strapping Options" section for details.							
			The LED1 pin is produced the defined as follows.	ogrammed b	y the	ELED_	MODE stra	apping optio	n (pin 41), a	and is
			Single LED Mode							
			Activity	Pin St	ate	LED	Definition			
			No Activity	Н		OFF				
			Activity (RX, TX)	Toggle	e	Blink	ing			
			Tri-color Dual LE) Mode						_
			Link/Activity		Pin	State)	LED Defi	nition	
			LINACUVICY		LEI	D2	LED1	LED2	LED1	
			Link off		Н		Н	OFF	OFF	
			1000 Link / No Ac	tivity	L		Н	ON	OFF	
			1000 Link / Activity (RX, TX)		Тор	ggle	Н	Blinking	OFF	
			100 Link / No Activity		Н		L	OFF	ON	
			100 Link / Activity (RX, TX)				Toggle	OFF	Blinking	
		10 Link / No Activ	ity	L		L	ON	ON		
			10 Link / Activity (10 Link / Activity (RX, TX)		ggle	Toggle	Blinking	Blinking	
18	DVDDL	P	For Tri-color Dual L indicate 10 Mbps L 1.2V digital V _{DD}			works	in conjunc	tion with LE	D2 (pin 15)	to
19	TXD0	I	-	RGMII TD0 (Trans	smit D	ata 0) Input			
20	TXD1		RGMII Mode: F	RGMII TD1 (Trans	smit D	ata 1) Input	:		
21	TXD2	I		RGMII TD2 (· _ ·			
22	TXD3	1	RGMII Mode: F	RGMII TD3 (Trans	smit D	ata 3) Input	:		
23	DVDDL	Р	1.2V digital V _{DD}							
24	GTX_CLK	I	RGMII Mode: F	RGMII TXC (Trans	smit R	eference C	lock) Input		
25	TX_EN	I	RGMII Mode: F	RGMII TX_C	TL (T	ransm	nit Control)	Input		
26	DVDDL	Р	1.2V digital V _{DD}							
27	RXD3 /	I/O	RGMII Mode: F	RGMII RD3 (Rece	eive Da	ata 3) Outp	ut /		
	MODE3		Config Mode: The pull-up/pull-down value is latched power-up/reset. See "Strapping Optic						S.	
28	RXD2 /	I/O	RGMII Mode: F	RGMII RD2 (Rece	eive Da	ata 2) Outp	ut /		
	MODE2			he pull-up/p ower-up/res						s.
29	VSS	Gnd	Digital ground							
30	DVDDL	Р	1.2V digital V _{DD}							
31	RXD1 /	I/O	RGMII Mode: F	RGMII RD1 (Rece	eive Da	ata 1) Outp	ut /		
	MODE1	1	Config Mode: 7	he pull-up/p						

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function		
32	RXD0 /	I/O	RGMII Mode:	RGMII RD0 (Receive Data 0) Output /	
	MODE0		Config Mode:	The pull-up/pull-down value is latched as MODE0 during power-up/reset. See "Strapping Options" section for details.	
33	RX_DV /	I/O	RGMII Mode:	RGMII RX_CTL (Receive Control) Output /	
	CLK125_EN		Config Mode:	Latched as CLK125_NDO Output Enable during power-up/ reset. See "Strapping Options" section for details.	
34	DVDDH	Р	3.3V/2.5V digital	V _{DD}	
35	RX_CLK /	I/O	RGMII Mode:	RGMII RXC (Receive Reference Clock) Output /	
	PHYAD2		Config Mode:	The pull-up/pull-down value is latched as PHYAD[2] during power-up/reset. See "Strapping Options" section for details.	
36	MDC	lpu	Management Data	a Clock Input	
			This pin is the inp	ut reference clock for MDIO (pin 37).	
37	MDIO	lpu/O	Management Data	a Input/Output	
				onous to MDC (pin 36) and requires an external pull-up resistor al V_{DD} in a range from 1.0k Ω to 4.7k Ω .	
38	INT_N	0	Interrupt Output		
				a programmable interrupt output and requires an external pull-up 5V digital V_{DD} in a range from 1.0k Ω to 4.7k Ω when active low.	
			Register 1Bh is the Interrupt Control/Status Register for programming the interrup conditions and reading the interrupt status. Register 1Fh bit 14 sets the interrupt output to active low (default) or active high.		
39	DVDDL	Р	1.2V digital V _{DD}		
40	DVDDH	Р	3.3V/2.5V digital	V _{DD}	
41	CLK125_NDO /	I/O	125MHz Clock Ou	utput	
			This pin provides	a 125MHz reference clock output option for use by the MAC. /	
	LED_MODE		Config Mode:	The pull-up/pull-down value is latched as LED_MODE during power-up/reset. See "Strapping Options" section for details.	
42	RESET_N	lpu	Chip Reset (active	e low)	
				figurations are strapped-in at the de-assertion (rising edge) of Strapping Options" section for more details.	
43	LDO_O	0	On-chip 1.2V LDC	D Controller Output	
				e input gate of a P-channel MOSFET to generate 1.2V for the es. If 1.2V is provided by the system and this pin is not used, it g.	
44	AVDDL_PLL	Р	1.2V analog V_{DD} f	or PLL	
45	XO	0	25MHz Crystal fee	edback	
			This pin is a no co	onnect if oscillator or external clock source is used.	
46	XI	I	Crystal / Oscillato	r / External Clock Input	
			25MHz ±50ppm to	olerance	
47	AVDDH	Р	3.3V analog V_{DD}		
48	ISET	I/O	Set transmit output	ut level	
			Connect a 4.99kΩ	2 1% resistor to ground on this pin.	
PADDLE	P_GND	Gnd	Exposed Paddle of	on bottom of chip	
			Connect P_GND	to ground.	

Note:

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

Ipu = Input with internal pull-up.

lpu/O = Input with internal pull-up / Output.

Strapping Options – KSZ9021RN

Pin Number	- Pin Name	Type ⁽¹⁾	Pin Function						
35	PHYAD2	I/O	The PHY Addre	The PHY Address, PHYAD[2:0], is latched at power-up/reset and is configurable to					
15	PHYAD1	I/O		any value from 1 to 7. Each PHY address bit is configured as follows:					
17	PHYAD0	I/O	Pull-up	o = 1					
			Pull-do	pwn = 0					
			PHY Address b	its [4:3] are always set to '00'.					
27	MODE3	I/O		strap-in pins are latched at power-up/reset and are defined as					
28	MODE2	I/O	follows:						
31	MODE1	I/O	MODE[3:0]	Mode					
32	MODE0	I/O	0000						
				Reserved – not used					
			0001	Reserved – not used					
			0010	Reserved – not used					
			0011	Reserved – not used					
			0100	NAND Tree Mode					
			0101	Reserved – not used					
			0110	Reserved – not used					
			0111	Chip Power Down Mode					
			1000	Reserved – not used					
			1001	Reserved – not used					
			1010	Reserved – not used					
			1011	Reserved – not used					
			1100	RGMII Mode – advertise 1000Base-T full-duplex only					
			1101	RGMII Mode – advertise 1000Base-T full and half-duplex only					
			1110	RGMII Mode – advertise all capabilities (10/100/1000 speed half/full duplex), except 1000Base-T half-duplex					
			1111	RGMII Mode – advertise all capabilities (10/100/1000 speed half/full duplex)					
33	CLK125_EN	I/O	CLK125_EN is	latched at power-up/reset and is defined as follows:					
			Pull-up	e = Enable 125MHz Clock Output					
			Pull-do	own = Disable 125MHz Clock Output					
			Pin 41 (CLK125_NDO) provides the 125MHz reference clock output option for use by the MAC.						
41	LED_MODE	I/O	LED_MODE is	latched at power-up/reset and is defined as follows:					
			Pull-up	= Single LED Mode					
			Pull-do	own = Tri-color Dual LED Mode					

Note:

1. I/O = Bi-directional.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during power-up or reset, and consequently cause the PHY strap-in pins on the RGMII signals to be latched to the incorrect configuration. In this case, it is recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.

Functional Overview

The KSZ9021RL/RN is a completely integrated triple speed (10Base-T/100Base-TX/1000Base-T) Ethernet Physical Layer Transceiver solution for transmission and reception of data over a standard CAT-5 unshielded twisted pair (UTP) cable. Its on-chip proprietary 1000Base-T transceiver and Manchester/MLT-3 signaling-based 10Base-T/100Base-TX transceivers are all IEEE 802.3 compliant.

The KSZ9021RL/RN reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating a LDO controller to drive a low cost MOSFET to supply the 1.2V core.

On the copper media interface, the KSZ9021RL/RN can automatically detect and correct for differential pair misplacements and polarity reversals, and correct propagation delays and re-sync timing between the four differential pairs, as specified in the IEEE 802.3 standard for 1000Base-T operation.

The KSZ9021RL/RN provides the RGMII interface for a direct and seamless connection to RGMII MACs in Gigabit Ethernet Processors and Switches for data transfer at 10/100/1000Mbps speed.

The following figure shows a high-level block diagram of the KSZ9021RL/RN.




Figure 1. KSZ9021RL/RN Block Diagram

Functional Description: 10Base-T/100Base-TX Transceiver

100Base-TX Transmit

The 100Base-TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT-3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the RGMII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT-3 current output. The output current is set by an external $4.99k\Omega$ 1% resistor for the 1:1 transformer ratio.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10Base-T output is also incorporated into the 100Base-TX transmitter.

100Base-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT-3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT-3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the RGMII format and provided as the input data to the MAC.

Scrambler/De-scrambler (100Base-TX only)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander. Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence, and the receiver then de-scrambles the incoming data stream using the same sequence as at the transmitter.

10Base-T Transmit

The output 10Base-T driver is incorporated into the 100Base-TX driver to allow transmission with the same magnetic. They are internally wave-shaped and pre-emphasized into typical outputs of 2.5V amplitude. The harmonic contents are at least 31 dB below the fundamental when driven by an all-ones Manchester-encoded signal.

10Base-T Receive

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 300 mV or with short pulse widths in order to prevent noises at the receive inputs from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ9021RL/RN decodes a data frame. The receiver clock is maintained active during idle periods in between receiving data frames.

Functional Description: 1000Base-T Transceiver

The 1000Base-T transceiver is based on a mixed-signal/digital signal processing (DSP) architecture, which includes the analog front-end, digital channel equalizers, trellis encoders/decoders, echo cancellers, cross-talk cancellers, precision clock recovery scheme, and power efficient line drivers.

The following figure shows a high-level block diagram of a single channel of the 1000Base-T transceiver for one of the four differential pairs.




Figure 2. KSZ9021RL/RN 1000Base-T Block Diagram – Single Channel

Analog Echo Cancellation Circuit

In 1000Base-T mode, the analog echo cancellation circuit helps to reduce the near-end echo. This analog hybrid circuit relieves the burden of the ADC and the adaptive equalizer.

This circuit is disabled in 10Base-T/100Base-TX mode.

Automatic Gain Control (AGC)

In 1000Base-T mode, the automatic gain control (AGC) circuit provides initial gain adjustment to boost up the signal level. This pre-conditioning circuit is used to improve the signal-to-noise ratio of the receive signal.

Analog-to-Digital Converter (ADC)

In 1000Base-T mode, the analog-to-digital converter (ADC) digitizes the incoming signal. ADC performance is essential to the overall performance of the transceiver.

This circuit is disabled in 10Base-T/100Base-TX mode.

Timing Recovery Circuit

In 1000Base-T mode, the mixed-signal clock recovery circuit, together with the digital phase locked loop, is used to recover and track the incoming timing information from the received data. The digital phase locked loop has very low long-term jitter to maximize the signal-to-noise ratio of the receive signal.

The 1000Base-T slave PHY is required to transmit the exact receive clock frequency recovered from the received data back to the 1000Base-T master PHY. Otherwise, the master and slave will not be synchronized after long transmission. Additionally, this helps to facilitate echo cancellation and NEXT removal.

Adaptive Equalizer

In 1000Base-T mode, the adaptive equalizer provides the following functions:

- Detection for partial response signaling
- Removal of NEXT and ECHO noise
- Channel equalization

Signal quality is degraded by residual echo that is not removed by the analog hybrid and echo due to impedance mismatch. The KSZ9021RL/RN employs a digital echo canceller to further reduce echo components on the receive signal.

In 1000Base-T mode, the data transmission and reception occurs simultaneously on all four pairs of wires (four channels). This results in high frequency cross-talk coming from adjacent wires. The KSZ9021RL/RN employs three NEXT cancellers on each receive channel to minimize the cross-talk induced by the other three channels.

In 10Base-T/100Base-TX mode, the adaptive equalizer needs only to remove the inter-symbol interference and recover the channel loss from the incoming data.

Trellis Encoder and Decoder

In 1000Base-T mode, the transmitted 8-bit data is scrambled into 9-bit symbols and further encoded into 4D-PAM5 symbols. The initial scrambler seed is determined by the specific PHY address to reduce EMI when more than one KSZ9021RL/RN is used on the same board. On the receiving side, the idle stream is examined first. The scrambler seed, pair skew, pair order and polarity have to be resolved through the logic. The incoming 4D-PAM5 data is then converted into 9-bit symbols and then de-scrambled into 8-bit data.

Functional Description: 10/100/1000 Transceiver Features

Auto MDI/MDI-X

The Automatic MDI/MDI-X feature eliminates the need to determine whether to use a straight cable or a crossover cable between the KSZ9021RL/RN and its link partner. This auto-sense function detects the MDI/MDI-X pair mapping from the link partner, and then assigns the MDI/MDI-X pair mapping of the KSZ9021RL/RN accordingly.

The following table shows the KSZ9021RL/RN 10/100/1000 pin-out assignments for MDI/MDI-X pin mapping.

Din (D 45 pair)		MDI		MDI-X			
Pin (RJ-45 pair)	1000Base-T	100Base-TX	10Base-T	1000Base-T	100Base-TX	10Base-T	
TXRXP/M_A (1,2)	A+/-	TX+/-	TX+/-	B+/-	RX+/-	RX+/-	
TXRXP/M_B (3,6)	B+/-	RX+/-	RX+/-	A+/-	TX+/-	TX+/-	
TXRXP/M_C (4,5)	C+/-	Not used	Not used	D+/-	Not used	Not used	
TXRXP/M_D (7,8)	D+/-	Not used	Not used	C+/-	Not used	Not used	

Table 1. MDI/MDI-X Pin Mapping

Auto MDI/MDI-X is enabled by default. It is disabled by writing a one to register 28 (1Ch) bit 6. MDI and MDI-X mode is set by register 28 (1Ch) bit 7 if auto MDI/MDI-X is disabled.

An isolation transformer with symmetrical transmit and receive data paths is recommended to support auto MDI/MDI-X.

Pair- Swap, Alignment, and Polarity Check

In 1000Base-T mode, the KSZ9021RL/RN

- Detects incorrect channel order and automatically restore the pair order for the A, B, C, D pairs (four channels)
- Supports 50 ±10ns difference in propagation delay between pairs of channels in accordance with the IEEE 802.3 standard, and automatically corrects the data skew so the corrected 4-pairs of data symbols are synchronized

Incorrect pair polarities of the differential signals are automatically corrected for all speeds.

Wave Shaping, Slew Rate Control and Partial Response

In communication systems, signal transmission encoding methods are used to provide the noise-shaping feature and to minimize distortion and error in the transmission channel.

- For 1000Base-T, a special partial response signaling method is used to provide the band-limiting feature for the transmission path.
- For 100Base-TX, a simple slew rate control method is used to minimize EMI.
- For 10Base-T, pre-emphasis is used to extend the signal quality through the cable.

PLL Clock Synthesizer

The KSZ9021RL/RN generates 125MHz, 25MHz and 10MHz clocks for system timing. Internal clocks are generated from the external 25MHz crystal or reference clock.

Auto-Negotiation

The KSZ9021RL/RN conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3 Specification.

Auto-negotiation allows UTP (Unshielded Twisted Pair) link partners to select the highest common mode of operation.

During auto-negotiation, link partners advertise capabilities across the UTP link to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation.

The following list shows the speed and duplex operation mode from highest to lowest.

- Priority 1: 1000Base-T, full-duplex
- Priority 2: 1000Base-T, half-duplex
- Priority 3: 100Base-TX, full-duplex
- Priority 4: 100Base-TX, half-duplex
- Priority 5: 10Base-T, full-duplex
- Priority 6: 10Base-T, half-duplex

If auto-negotiation is not supported or the KSZ9021RL/RN link partner is forced to bypass auto-negotiation for 10Base-T and 100Base-TX modes, then the KSZ9021RL/RN sets its operating mode by observing the input signal at its receiver. This is known as parallel detection, and allows the KSZ9021RL/RN to establish a link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol.

The auto-negotiation link up process is shown in the following flow chart.




Figure 3. Auto-Negotiation Flow Chart

For 1000Base-T mode, auto-negotiation is required and always used to establish link. During 1000Base-T autonegotiation, Master and Slave configuration is first resolved between link partners, and then link is established with the highest common capabilities between link partners.

Auto-negotiation is enabled by default at power-up or after hardware reset. Afterwards, auto-negotiation can be enabled or disabled through register 0 bit 12. If auto-negotiation is disabled, then the speed is set by register 0 bits 6 and 13, and the duplex is set by register 0 bit 8.

If the speed is changed on the fly, then the link goes down and either auto-negotiation or parallel detection will initiate until a common speed between KSZ9021RL/RN and its link partner is re-established for link.

If link is already established, and there is no change of speed on the fly, then the changes will not take effect unless either auto-negotiation is restarted through register 0 bit 9, or a link down to link up transition occurs (i.e., disconnecting and reconnecting the cable).

After auto-negotiation is completed, the link status is updated in register 1 and the link partner capabilities are updated in registers 5, 6, and 10.

The auto-negotiation finite state machines employ interval timers to manage the auto-negotiation process. The duration of these timers under normal operating conditions are summarized in the following table.

Auto-Negotiation Interval Timers	Time Duration
Transmit Burst interval	16ms
Transmit Pulse interval	68µs
FLP detect minimum time	17.2µs
FLP detect maximum time	185µs
Receive minimum Burst interval	6.8ms
Receive maximum Burst interval	112ms
Data detect minimum interval	35.4µs
Data detect maximum interval	95µs
NLP test minimum interval	4.5ms
NLP test maximum interval	30ms
Link Loss time	52ms
Break Link time	1480ms
Parallel Detection wait time	830ms
Link Enable wait time	1000ms

Table 2. Auto-Negotiation Timers

RGMII Interface

The Reduced Gigabit Media Independent Interface (RGMII) is compliant with the RGMII Version 1.3 Specification. It provides a common interface between RGMII PHYs and MACs, and has the following key characteristics:

- Pin count is reduced from 24 pins for the IEEE Gigabit Media Independent Interface (GMII) to 12 pins for RGMII.
- All speeds (10Mbps, 100Mbps, and 1000Mbps) are supported at both half and full duplex.
- Data transmission and reception are independent and belong to separate signal groups.
- Transmit data and receive data are each 4-bit wide, a nibble.

In RGMII operation, the RGMII pins function as follow:

- The MAC sources the transmit reference clock, TXC, at 125MHz for 1000Mbps, 25MHz for 100Mbps and 2.5MHz for 10Mbps.
- The PHY recovers and sources the receive reference clock, RXC, at 125MHz for 1000Mbps, 25MHz for 100Mbps and 2.5MHz for 10Mbps.
- For 1000Base-T, the transmit data, TXD[3:0], is presented on both edges of TXC, and the received data, RXD[3:0], is clocked out on both edges of the recovered 125 MHz clock, RXC.
- For 10Base-T/100Base-TX, the MAC will hold TX_CTL low until both PHY and MAC operate at the same speed. During the speed transition, the receive clock will be stretched on either positive or negative pulse to ensure that no clock glitch is presented to the MAC at any time.
- TX_ER and RX_ER are combined with TX_EN and RX_DV, respectively, to form TX_CTL and RX_CTL. These two RGMII control signals are valid at the falling clock edge.

After power-up or reset, the KSZ9021RL/RN is configured to RGMII mode if the MODE[3:0] strap-in pins are set to one of the RGMII mode capability options. See Strapping Options section for available options.

The KSZ9021RL/RN has the option to output a low jitter 125MHz reference clock on the CLK125_NDO pin. This clock provides a lower cost reference clock alternative for RGMII MACs that require a 125MHz crystal or oscillator. The 125MHz clock output is enabled after power-up or reset if the CLK125_EN strap-in pin is pulled high.

RGMII Signal Definition


The following table describes the RGMII signals. Refer to the RGMII Version 1.3 Specification for more detailed information.

RGMII Signal Name (per spec)	RGMII Signal Name (per KSZ9021RL/RN)	Pin Type (with respect to PHY)	Pin Type (with respect to MAC)	Description
ТХС	GTX_CLK	Input	Output	Transmit Reference Clock (125MHz for 1000Mbps, 25MHz for 100Mbps, 2.5MHz for 10Mbps)
TX_CTL	TX_EN	Input	Output	Transmit Control
TXD[3:0]	TXD[3:0]	Input	Output	Transmit Data [3:0]
RXC	RX_CLK	Output	Input	Receive Reference Clock (125MHz for 1000Mbps, 25MHz for 100Mbps, 2.5MHz for 10Mbps)
RX_CTL	RX_DV	Output	Input	Receive Control
RXD[3:0]	RXD[3:0]	Output	Input	Receive Data [3:0]

Table 3. RGMII Signal Definition

RGMII Signal Diagram

The KSZ9021RL/RN RGMII pin connections to the MAC are shown in the following figure.





•

RGMII Pad Skew Registers

Pad skew registers are available for all RGMII pins (clocks, control signals, and data bits) to provide programming options to adjust or correct the timing relationship for each RGMII pin. Because RGMII is a source-synchronous bus interface, the timing relationship needs to be maintained only within the RGMII pin's respective timing group.

- RGMII transmit timing group pins: GTX_CLK, TX_EN, TXD[3:0]
 - RGMII receive timing group pins: RX_CLK, RX_DV, RXD[3:0]

The following three registers located at Extended Registers 260 (104h), 261 (105h), and 262 (106h) are provided for pad skew programming.

Address	Name	Description	Mode	Default			
Register 260 (104h) – RGMII Clock and Control Pad Skew							
260.15:12	rxc_pad_skew	RGMII RXC PAD Skew Control (0.12ns/step)	RW	0111			
260.11:8	rxdv_pad_skew	RGMII RX_CTL PAD Skew Control (0.12ns/step)	RW	0111			
260.7:4	txc_pad_skew	RGMII TXC PAD Skew Control (0.12ns/step)	RW	0111			
260.3:0	txen_pad_skew	RGMII TX_CTL PAD Skew Control (0.12ns/step)	RW	0111			
Register 261	Register 261 (105h) – RGMII RX Data Pad Skew						
261.15:12	rxd3_pad_skew	RGMII RXD3 PAD Skew Control (0.12ns/step)	RW	0111			
261.11:8	rxd2_pad_skew	RGMII RXD2 PAD Skew Control (0.12ns/step)	RW	0111			
261.7:4	rxd1_pad_skew	RGMII RXD1 PAD Skew Control (0.12ns/step)	RW	0111			
261.3:0	rxd0_pad_skew	RGMII RXD0 PAD Skew Control (0.12ns/step)	RW	0111			
Register 262	Register 262 (106h) – RGMII TX Data Pad Skew						
262.15:12	txd3_pad_skew	RGMII TXD3 PAD Skew Control (0.12ns/step)	RW	0111			
262.11:8	txd2_pad_skew	RGMII TXD2 PAD Skew Control (0.12ns/step)	RW	0111			
262.7:4	txd1_pad_skew	RGMII TXD1 PAD Skew Control (0.12ns/step)	RW	0111			
262.3:0	txd0_pad_skew	RGMII TXD0 PAD Skew Control (0.12ns/step)	RW	0111			

Table 4. RGMII Pad Skew Registers

The RGMII clocks, control signals, and data bits have 4-bit skew settings.

Each register bit is approximately a 0.12ns step change. A single-bit decrement decreases the delay by approximately 0.12ns, while a single-bit increment increases the delay by approximately 0.12ns.

The following table lists the approximate absolute delay for each pad skew (value) setting.

Pad Skew (value)	Delay (ns)
0000	-0.84
0001	-0.72
0010	-0.60
0011	-0.48
0100	-0.36
0101	-0.24
0110	-0.12
0111	No delay adjustment (default value)
1000	+0.12
1001	+0.24
1010	+0.36
1011	+0.48
1100	+0.60
1101	+0.72
1110	+0.84
1111	+0.96

Table 5. Absolute Delay for 4-Bit Pad Skew Setting

When computing the RGMII timing relationships, delays along the entire data path must be aggregated to determine the total delay to be used for comparison between RGMII pins within their respective timing group. For the transmit data path, total delay includes MAC output delay, MAC-to-PHY PCB routing delay, and PHY (KSZ9021RL/RN) input delay and skew setting (if any). For the receive data path, the total delay includes PHY (KSZ9021RL/RN) output delay, PHY-to-MAC PCB routing delay, and MAC input delay and skew setting (if any).

After power-up or reset, the KSZ9021RL/RN defaults to the following timings at its RGMII I/O pins to support off-chip datato-clock skew timing, as extended PCB trace run, according to the RGMII Version 1.3 Specification:

- Transmit Inputs: GTX_CLK clock is in sync within ±500ps of TX_EN and TXD[3:0]
- Receive outputs: RX_CLK clock is in sync within ±500ps of RX_DV and RXD[3:0]

Alternatively, the KSZ9021RL/RN can be programmed to support RGMII v2.0 with the required data-to-clock skew implemented on-chip. If the delay is not implemented on the PCB and not programmed inside the MAC, the clock skew delay can be implemented via KSZ9021RL/RN registers 260 (104h), 261 (105h) and 262 (106h). These registers are accessed indirectly via the following registers:

- Register 11 (Bh) // Extended Register Control
- Register 12 (Ch) // Extended Register Data Write
- Register 13 (Dh) // Extended Register Data Read

For the required data-to-clock delays,

- For the RGMII transmit path, if there is no skew adjustment in the GMAC and also no skew on the PCB, set register 260 (104h) bits [7:0] to 'F0' to delay the GTX_CLK and speed up TXEN.
- For the RGMII receive path, if there is no skew adjustment in the GMAC and also no skew on the PCB, set register 260 (104h) bits [15:8] to 'F0' to delay the RX_CLK and speed up RXDV.

Additionally, RXD[3:0] and TXD[3:0] can be sped up by 0.84ns by setting the 4 register bits for each data bit to 0x0h in register 261 (105h) and register 262 (106h), respectively.

Effectively, the 0.96ns clock delays and -0.84ns data delays (negative means speed up) will produce a combined data-toclock skew of 1.8ns.

RGMII In-band Status

The KSZ9021RL/RN can provide in-band status to the MAC during the inter-frame gap when RX_DV is de-asserted. RGMII in-band status is disabled by default. It is enabled by writing a one to extended register 256 (100h) bit 8. The in-band status is sent to the MAC using the RXD[3:0] data pins, and is described in the following table.

RX_DV	RXD3	RXD[2:1]	RXD0
	Duplex Status	RX_CLK clock speed	Link Status
0	0 = half-duplex	00 = 2.5MHz	0 = Link down
(valid only when RX_DV	1 = full-duplex	01 = 25MHz	1 = Link up
is low and register 256 bit 8 is set to 1)		10 = 125MHz	
		11 = reserved	

Table 6. RGMII In-Band Status	Table 6.	RGMII In-Band Status
-------------------------------	----------	-----------------------------

MII Management (MIIM) Interface

The KSZ9021RL/RN supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input/Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KSZ9021RL/RN. An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. Further detail on the MIIM interface can be found in Clause 22.2.4.5 of the IEEE 802.3 Specification. The MIIM interface consists of the following:

- A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with one or more KSZ9021RL/RN device. Each KSZ9021RL/RN device is assigned a PHY address between 1 and 7 by the PHYAD[2:0] strapping pins.
- A 32 register address space to access the KSZ9021RL/RN IEEE Defined Registers, Vendor Specific Registers and Extended Registers. See Register Map section.

The following table shows the MII Management frame format for the KSZ9021RL/RN.

	Preamble	Start of Frame	Read/Write OP Code	PHY Address Bits [4:0]	REG Address Bits [4:0]	ТА	Data Bits [15:0]	Idle
Read	32 1's	01	10	00AAA	RRRRR	Z0	DDDDDDDD_DDDDDDD	Z
Write	32 1's	01	01	00AAA	RRRRR	10	DDDDDDDD_DDDDDDD	Z

Table 7	. MII Management Frame Format – for KSZ9021RL/RN
---------	--------------------------------------------------

Interrupt (INT_N)

The INT_N pin is an optional interrupt signal that is used to inform the external controller that there has been a status update in the KSZ9021RL/RN PHY register. Bits [15:8] of register 27 (1Bh) are the interrupt control bits to enable and disable the conditions for asserting the INT_N signal. Bits [7:0] of register 27 (1Bh) are the interrupt status bits to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading register 27 (1Bh).

Bit 14 of register 31 (1Fh) sets the interrupt level to active high or active low. The default is active low.

The MII management bus option gives the MAC processor complete access to the KSZ9021RL/RN control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll the PHY for status change.

LED Mode

The KSZ9021RL/RN provides two programmable LED output pins, LED2 and LED1, which are configurable to support two LED modes. The LED mode is configured by the LED_MODE strap-in pin. It is latched at power-up/reset and is defined as follows:

- Pull-up: Single LED Mode
- Pull-down: Tri-color Dual LED Mode

Single LED Mode

In Single LED Mode, the LED2 pin indicates the link status while the LED1 pin indicates the activity status, as shown in the following table.

LED pin	Pin State	LED Definition	Link/Activity
LED2	Н	OFF	Link off
	L	ON	Link on (any speed)
LED1	Н	OFF	No Activity
LED1	Toggle	Blinking	Activity (RX, TX)

Table 8. Single LED Mode – Pin Definition

Tri-color Dual LED Mode

In Tri-color Dual LED Mode, the Link and Activity status are indicated by the LED2 pin for 1000Base-T, by the LED1 pin for 100Base-TX, and by both LED2 and LED1 pin, working in conjunction, for 10Base-T. This is summarized in the following table.

LED Pin		LED Pin			
(State)		(Definition)		Link/Activity	
LED2	LED1	LED2	LED1		
Н	Н	OFF	OFF	Link off	
L	Н	ON	OFF	1000 Link / No Activity	
Toggle	Н	Blinking	OFF	1000 Link / Activity (RX, TX)	
Н	L	OFF	ON	100 Link / No Activity	
Н	Toggle	OFF	Blinking	100 Link / Activity (RX, TX)	
L	L	ON	ON	10 Link / No Activity	
Toggle	Toggle	Blinking	Blinking	10 Link / Activity (RX, TX)	

Table 9. Tri-color Dual LED Mode – Pin Definition

Each LED output pin can directly drive a LED with a series resistor (typically 220Ω to 470Ω). For activity indication, the LED output toggles at approximately 12.5Hz (80ms) to ensure visibility to the human eye.

NAND Tree Support

The KSZ9021RL/RN provides parametric NAND tree support for fault detection between chip I/Os and board. NAND tree mode is enabled at power-up/reset with the MODE[3:0] strap-in pins set to 0100.

The following tables list the NAND tree pin order for KSZ9021RL and KSZ9021RN.

Pin	Description
LED2	Input
LED1	Input
TXD0	Input
TXD1	Input
TXD2	Input
TXD3	Input
TX_ER	Input
GTX_CLK	Input
TX_EN	Input
RX_DV	Input
RX_ER	Input
RX_CLK	Input
CRS	Input
COL	Input
INT_N	Input
MDC	Input
MDIO	Input
CLK125_NDO	Output

Table 10. NAND Tree Test Pin Order – for KSZ9021RL

Pin	Description
LED2	Input
LED1	Input
TXD0	Input
TXD1	Input
TXD2	Input
TXD3	Input
GTX_CLK	Input
TX_EN	Input
RX_DV	Input
RX_CLK	Input
INT_N	Input
MDC	Input
MDIO	Input
CLK125_NDO	Output

Table 11. NAND Tree Test Pin Order – for KSZ9021RN

Power Management

The KSZ9021RL/RN offers the following power management modes:

Power Saving Mode

This mode is a KSZ9021RL/RN green feature to reduce power consumption when the cable is unplugged. It is in effect when auto-negotiation mode is enabled and the cable is disconnected (no link).

Software Power Down Mode

This mode is used to power down the KSZ9021RL/RN device when it is not in use after power-up. Power down mode is enabled by writing a one to register 0h bit 11. In the power down state, the KSZ9021RL/RN disables all internal functions, except for the MII management interface. The KSZ9021RL/RN exits power down mode after writing a zero to register 0h bit 11.

Chip Power Down Mode

This mode provides the lowest power state for the KSZ9021RL/RN when it is not in use and is mounted on the board. Chip power down mode is enabled at power-up/reset with the MODE[3:0] strap-in pins set to 0111. The KSZ9021RL/RN exits chip power down mode when a hardware reset is applied to the RESET_N pin with the MODE[3:0] strap-in pins set to an operating mode other than chip power down mode.

Register Map

The IEEE 802.3 Specification provides a 32 register address space for the PHY. Registers 0 thru 15 are standard PHY registers, defined per the specification. Registers 16 thru 31 are vendor specific registers.

The KSZ9021RL/RN uses the IEEE provided register space for IEEE Defined Registers and Vendor Specific Registers, and uses the following registers to access Extended Registers:

- Register 11 (Bh) for Extended Register Control
- Register 12 (Ch) for Extended Register Data Write
- Register 13 (Dh) for Extended Register Data Read

Examples:

- Extended Register Read
 - 1. Write register 11 (Bh) with 0103h
 - 2. Read register 13 (Dh)

- // Read from Operation Mode Strap Status Register
- // Set register 259 (103h) for read
- // Read register value

- Extended Register Write
 - 1. Write register 11 (Bh) with 8102h
 - 2. Write register 12 (Ch) with 0010h
- // Write to Operation Mode Strap Override Register
 // Set register 258 (102h) for write
- // Write 0010h value to register to set NAND Tree mode

Register Number (Hex)	Description
IEEE Defined Registers	
0 (0h)	Basic Control
1 (1h)	Basic Status
2 (2h)	PHY Identifier 1
3 (3h)	PHY Identifier 2
4 (4h)	Auto-Negotiation Advertisement
5 (5h)	Auto-Negotiation Link Partner Ability
6 (6h)	Auto-Negotiation Expansion
7 (7h)	Auto-Negotiation Next Page

Register Number (Hex)	Description	
8 (8h)	Auto-Negotiation Link Partner Next Page Ability	
9 (9h)	1000Base-T Control	
10 (Ah)	1000Base-T Status	
11 (Bh)	Extended Register – Control	
12 (Ch)	Extended Register – Data Write	
13 (Dh)	Extended Register – Data Read	
14 (Eh)	Reserved	
15 (Fh)	Extended – MII Status	
Vendor Specific Registers		
16 (10h)	Reserved	
17 (11h)	Remote Loopback, LED Mode	
18 (12h)	LinkMD [®] – Cable Diagnostic	
19 (13h)	Digital PMA/PCS Status	
20 (14h)	Reserved	
21 (15h)	RXER Counter	
22 (16h) – 26 (1Ah)	Reserved	
27 (1Bh)	Interrupt Control/Status	
28 (1Ch)	Digital Debug Control 1	
29 (1Dh) – 30 (1Eh)	Reserved	
31 (1Fh)	PHY Control	
Extended Registers		
256 (100h)	Common Control	
257 (101h)	Strap Status	
258 (102h)	Operation Mode Strap Override	
259 (103h)	Operation Mode Strap Status	
260 (104h)	RGMII Clock and Control Pad Skew	
261 (105h)	RGMII RX Data Pad Skew	
262 (106h)	RGMII TX Data Pad Skew	
263 (107h)	Analog Test Register	

Register Description

IEEE Defined Registers

Address	Name	Description	Mode ⁽¹⁾	Default		
Register 0 (Register 0 (0h) – Basic Control					
0.15	Reset	1 = Software PHY reset	RW/SC	0		
		0 = Normal operation				
		This bit is self-cleared after a '1' is written to it.				
0.14	Loop-back	1 = Loop-back mode	RW	0		
		0 = Normal operation				

Address	Name	Description	Mode ⁽¹⁾	Default
0.13	Speed Select	[0.6, 0.13]	RW	Hardware Setting
	(LSB)	[1,1] = Reserved		
		[1,0] = 1000Mbps		
		[0,1] = 100Mbps		
		[0,0] = 10Mbps		
		This bit is ignored if auto-negotiation is enabled (register $0.12 = 1$).		
0.12	Auto-	1 = Enable auto-negotiation process	RW	1
	Negotiation Enable	0 = Disable auto-negotiation process		
	LINADIE	If enabled, auto-negotiation result overrides settings in register 0.13, 0.8 and 0.6.		
0.11	Power Down	1 = Power down mode	RW	0
		0 = Normal operation		
0.10	Isolate	1 = Electrical isolation of PHY from RGMII	RW	0
		0 = Normal operation		
0.9	Restart Auto-	1 = Restart auto-negotiation process	RW/SC	0
	Negotiation	0 = Normal operation.		
		This bit is self-cleared after a '1' is written to it.		
0.8	Duplex Mode	1 = Full-duplex	RW	Hardware Setting
		0 = Half-duplex		
0.7	Reserved		RW	0
0.6	Speed Select (MSB)	[0.6, 0.13]	RW	0
		[1,1] = Reserved		
		[1,0] = 1000Mbps		
		[0,1] = 100Mbps		
		[0,0] = 10Mbps		
		This bit is ignored if auto-negotiation is enabled (register $0.12 = 1$).		
0.5:0	Reserved		RO	00_000
Register 1 ((1h) – Basic Status			
1.15	100Base-T4	1 = T4 capable	RO	0
		0 = Not T4 capable		
1.14	100Base-TX	1 = Capable of 100Mbps full-duplex	RO	1
	Full Duplex	0 = Not capable of 100Mbps full-duplex		
1.13	100Base-TX	1 = Capable of 100Mbps half-duplex	RO	1
	Half Duplex	0 = Not capable of 100Mbps half-duplex		
1.12	10Base-T Full	1 = Capable of 10Mbps full-duplex	RO	1
	Duplex	0 = Not capable of 10Mbps full-duplex		
1.11	10Base-T Half	1 = Capable of 10Mbps half-duplex	RO	1
	Duplex	0 = Not capable of 10Mbps half-duplex		
1.10:9	Reserved		RO	00
1.8	Extended	1 = Extended Status Information in Reg. 15.	RO	1
	Status	0 = No Extended Status Information in Reg. 15.		
1.7	Reserved		RO	0

Address	Name	Description	Mode ⁽¹⁾	Default
1.6	No Preamble	1 = Preamble suppression	RO	1
		0 = Normal preamble		
1.5	Auto-	1 = Auto-negotiation process completed	RO	0
	Negotiation Complete	0 = Auto-negotiation process not completed		
1.4	Remote Fault	1 = Remote fault	RO/LH	0
		0 = No remote fault		
1.3	Auto-	1 = Capable to perform auto-negotiation	RO	1
	Negotiation Ability	0 = Not capable to perform auto-negotiation		
1.2	Link Status	1 = Link is up	RO/LL	0
		0 = Link is down		
1.1	Jabber Detect	1 = Jabber detected	RO/LH	0
		0 = Jabber not detected (default is low)		
1.0	Extended Capability	1 = Supports extended capabilities registers	RO	1
Register 2 (2h) – PHY Identifie	r 1		-
2.15:0	PHY ID Number	Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI). Kendin Communication's OUI is 0010A1 (hex)	RO	0022h
Register 3 (3h) – PHY Identifie	r 2		
3.15:10	PHY ID Number	Assigned to the 19th through 24 th bits of the Organizationally Unique Identifier (OUI). Kendin Communication's OUI is 0010A1 (hex)	RO	0001_01
3.9:4	Model Number	Six bit manufacturer's model number	RO	10_0001
3.3:0	Revision Number	Four bit manufacturer's revision number	RO	Indicates silicon revision
Register 4 (4h) – Auto-Negotia	tion Advertisement		
4.15	Next Page	1 = Next page capable	RW	0
		0 = No next page capability.		
4.14	Reserved		RO	0
4.13	Remote Fault	1 = Remote fault supported	RW	0
		0 = No remote fault		
4.12	Reserved		RO	0
4.11:10	Pause	[4.11, 4.10]	RW	00
		[0,0] = No PAUSE		
		[1,0] = Asymmetric PAUSE (link partner)		
		[0,1] = Symmetric PAUSE		
		[1,1] = Symmetric & Asymmetric PAUSE		
		(local device)		
4.9	100Base-T4	1 = T4 capable	RO	0
		0 = No T4 capability		
4.8	100Base-TX	1 = 100Mbps full-duplex capable	RW	1
-	Full-Duplex	0 = No 100Mbps full-duplex capability		
4.7	100Base-TX	1 = 100 Mbps half-duplex capable	RW	1
4.7				

Address	Name	Description	Mode ⁽¹⁾	Default
4.6	10Base-T	1 = 10Mbps full-duplex capable	RW	1
	Full-Duplex	0 = No 10Mbps full-duplex capability		
4.5	10Base-T	1 = 10Mbps half-duplex capable	RW	1
	Half-Duplex	0 = No 10Mbps half-duplex capability		
4.4:0	Selector Field	[00001] = IEEE 802.3	RW	0_0001
Register 5 (5h) – Auto-Negotia	tion Link Partner Ability		
5.15	Next Page	1 = Next page capable	RO	0
		0 = No next page capability		
5.14	Acknowledge	1 = Link code word received from partner	RO	0
		0 = Link code word not yet received		
5.13	Remote Fault	1 = Remote fault detected	RO	0
		0 = No remote fault		
5.12	Reserved		RO	0
5.11:10	Pause	[5.11, 5.10] [0,0] = No PAUSE	RW	00
		[1,0] = Asymmetric PAUSE (link partner)		
		[0,1] = Symmetric PAUSE		
		[1,1] = Symmetric & Asymmetric PAUSE (local device)		
5.9	100Base-T4	1 = T4 capable	RO	0
		0 = No T4 capability		
5.8	100Base-TX	1 = 100Mbps full-duplex capable	RO	0
	Full-Duplex	0 = No 100Mbps full-duplex capability		
5.7	100Base-TX	1 = 100Mbps half-duplex capable	RO	0
	Half-Duplex	0 = No 100Mbps half-duplex capability		
5.6	10Base-T	1 = 10Mbps full-duplex capable	RO	0
	Full-Duplex	0 = No 10Mbps full-duplex capability		
5.5	10Base-T	1 = 10Mbps half-duplex capable	RO	0
	Half-Duplex	0 = No 10Mbps half-duplex capability		
5.4:0	Selector Field	[00001] = IEEE 802.3	RO	0_0000
Register 6 (6h) – Auto-Negotia	tion Expansion	4	•
6.15:5	Reserved	-	RO	0000_0000_000
6.4	Parallel	1 = Fault detected by parallel detection	RO/LH	0
	Detection Fault	0 = No fault detected by parallel detection.		
6.3	Link Partner	1 = Link partner has next page capability	RO	0
	Next Page	0 = Link partner does not have next page	_	
	Able	capability		
6.2	Next Page	1 = Local device has next page capability	RO	1
	Able	0 = Local device does not have next page capability		
6.1	Page Received	1 = New page received	RO/LH	0
		0 = New page not received yet		
6.0	Link Partner	1 = Link partner has auto-negotiation capability	RO	0
	Auto- Negotiation Able	0 = Link partner does not have auto-negotiation capability		

Address	Name	Descriptio	n	Mode ⁽¹⁾	Default
Register 7 ((7h) – Auto-Negotia	tion Next Pa	age		
7.15	Next Page	1 = Additio	nal next page(s) will follow	RW	0
		0 = Last pa	ige		
7.14	Reserved			RO	0
7.13	Message Page	1 = Messag	ge page	RW	1
		0 = Unform	atted page		
7.12	Acknowledge2	1 = Will cor	nply with message	RW	0
		0 = Cannot	comply with message		
7.11	Toggle		is value of the transmitted link code qualed logic one	RO	0
		0 = Logic z	ero		
7.10:0	Message Field	11-bit wide	field to encode 2048 messages	RW	000_0000_0001
Register 8 ((8h) – Auto-Negotia	tion Link Pa	rtner Next Page Ability		
8.15	Next Page	1 = Additio	nal Next Page(s) will follow	RO	0
		0 = Last pa	ge		
8.14	Acknowledge	1 = Succes	sful receipt of link word	RO	0
		0 = No suc	cessful receipt of link word		
8.13	Message Page	1 = Messag	ge page	RO	0
		0 = Unform	atted page		
8.12	Acknowledge2	1 = Able to	act on the information	RO	0
		0 = Not abl	e to act on the information		
8.11	Toggle		is value of transmitted link code qual to logic zero	RO	0
			is value of transmitted link code qual to logic one		
8.10:0	Message Field			RO	000_0000_0000
Register 9 ((9h) – 1000Base-T (Control			
9:15:13	Test Mode Bits	Transmitte	r test mode operations	RW	000
		[9.15:13]	Mode		
		[000]	Normal Operation		
		[001]	Test mode 1 –Transmit waveform test		
		[010]	Test mode 2 –Transmit jitter test in Master mode		
		[011]	Test mode 3 –Transmit jitter test in Slave mode		
		[100]	Test mode 4 – Transmitter distortion test		
		[101]	Reserved, operations not identified		
		[110]	Reserved, operations not identified		
		[111]	Reserved, operations not identified		

Address	Name	Description	Mode ⁽¹⁾	Default
9.12	MASTER- SLAVE	1 = Enable MASTER-SLAVE Manual configuration value	RW	0
	Manual Config Enable	0 = Disable MASTER-SLAVE Manual configuration value		
9.11	MASTER- SLAVE	1 = Configure PHY as MASTER during MASTER-SLAVE negotiation	RW	0
	Manual Config Value	0 = Configure PHY as SLAVE during MASTER- SLAVE negotiation		
		This bit is ignored if MASTER-SLAVE Manual Config is disabled (register 9.12 = 0).		
9.10	Port Type	1 = Indicate the preference to operate as multiport device (MASTER)	RW	0
		0 = Indicate the preference to operate as single- port device (SLAVE)		
		This bit is valid only if the MASTER-SLAVE Manual Config Enable bit is disabled (register 9.12 = 0).		
9.9	1000Base-T Full-Duplex	1 = Advertise PHY is 1000Base-T full-duplex capable	RW	1
		0 = Advertise PHY is not 1000Base-T full- duplex capable		
9.8	1000Base-T Half-Duplex	1 = Advertise PHY is 1000Base-T half-duplex capable	RW	Hardware Setting
		0 = Advertise PHY is not 1000Base-T half- duplex capable		
9.7:0	Reserved	Write as 0, ignore on read	RO	
Register 10	(Ah) – 1000Base-T	Status		
10.15	MASTER- SLAVE	1 = MASTER-SLAVE configuration fault detected	RO/LH/SC	0
	configuration fault	0 = No MASTER-SLAVE configuration fault detected		
10.14	MASTER- SLAVE	1 = Local PHY configuration resolved to MASTER	RO	0
	configuration resolution	0 = Local PHY configuration resolved to SLAVE		
10.13	Local Receiver Status	1 = Local Receiver OK (loc_rcvr_status = 1) 0 = Local Receiver not OK (loc_rcvr_status = 0)	RO	0
10.12	Remote	1 = Remote Receiver OK (rem_rcvr_status = 1)	RO	0
	Receiver Status	0 = Remote Receiver not OK (rem_rcvr_status = 0)		
10.11	LP 1000T FD	1 = Link Partner is capable of 1000Base-T full- duplex	RO	0
		0 = Link Partner is not capable of 1000Base-T full-duplex		
A.10	LP 1000T HD	1 = Link Partner is capable of 1000Base-T half- duplex	RO	0
		0 = Link Partner is not capable of 1000Base-T half-duplex		
10.9:8	Reserved		RO	00

Address	Name	Description	Mode ⁽¹⁾	Default
10.7:0	Idle Error Count	Cumulative count of errors detected when receiver is receiving idles and PMA_TXMODE.indicate = SEND_N.	RO/SC	0000_0000
		The counter is incremented every symbol period that rxerror_status = ERROR.		
Register 11	(Bh) – Extended	Register – Control		
11.15	Extended	1 = Write Extended Register	RW	0
	Register – read/write select	0 = Read Extended Register		
11.14:9	Reserved		RW	000_000
11.8	Extended Register – page	Select page for Extended Register	RW	0
11.7:0	Extended Register – address	Select Extended Register Address	RW	0000_0000
Register 12	(Ch) – Extended	Register – Data Write		
12.15:0	Extended Register – write	16-bit value to write to Extend Register Address in register 11 (Bh) bits [7:0]	RW	0000_0000_0000_0000
Register 13	(Dh) - Extended	Register – Data Read		
13.15:0	Extended Register – read	16-bit value read from Extend Register Address in register 11 (Bh) bits [7:0]	RO	0000_0000_0000_0000
Register 15	(Fh) - Extended -	- MII Status	1	
15.15	1000Base-X Full-duplex	1 = PHY able to perform 1000Base-X full-duplex	RO	0
		0 = PHY not able to perform 1000Base-X full-duplex		
15.14	1000Base-X Half-duplex	1 = PHY able to perform 1000Base-X half-duplex	RO	0
		0 = PHY not able to perform 1000Base-X half-duplex		
15.13	1000Base-T Full-duplex	1 = PHY able to perform 1000Base-T full-duplex 1000BASE-X	RO	1
		0 = PHY not able to perform 1000Base-T full-duplex		
15.12	1000Base-T Half-duplex	1 = PHY able to perform 1000Base-T half-duplex	RO	1
		0 = PHY not able to perform 1000Base-T half-duplex		

Note:

1. RW = Read/Write.

RO = Read only.

SC = Self-cleared.

LH = Latch high.

LL = Latch low.

Vendor Specific Registers

Address	Name	Description	Mode ⁽¹⁾	Default
Register 17	(11h) – Remote Lo	opback, LED Mode		-
17.15:9	Reserved		RW	0000_001
17.8	Remote	1 = Enable Remote Loopback	RW	0
	Loopback	0 = Disable Remote Loopback		
17.7:6	Reserved		RW	11
17.5:4	Reserved		RW	11
17.3	LED Test	1 = Enable LED test mode	RW	0
	Enable	0 = Disable LED test mode		
17.2:1	Reserved		RW	00
17.0	Reserved		RO	0
Register 18	(12h) – Link MD^{\otimes} –	Cable Diagnostic		
18.15	Reserved		RW/SC	0
18.14:8	Reserved		RW	000_0000
18.7:0	Reserved		RO	0000_0000
Register 19	(13h) – Digital PM/	A/PCS Status		
19.15:3	Reserved		RO/LH	0000_0000_0000_0
19.2	1000Base-T	1000 Base-T Link Status	RO	0
	Link Status	1 = Link status is OK		
		0 = Link status is not OK		
19.1	100Base-TX Link Status	100 Base-TX Link Status	RO	0
		1 = Link status is OK		
		0 = Link status is not OK		
19.0	Reserved		RO	0
Register 21	(15h) – RXER Cou	nter	_	-
21.15:0	RXER Counter	Receive error counter for Symbol Error frames	RO/RC	0000_0000_0000_0000
Register 27	(1Bh) – Interrupt C	Control/Status		
27.15	Jabber	1 = Enable Jabber Interrupt	RW	0
	Interrupt Enable	0 = Disable Jabber Interrupt		
27.14	Receive Error	1 = Enable Receive Error Interrupt	RW	0
	Interrupt	0 = Disable Receive Error Interrupt		
	Enable			
27.13	Page Received Interrupt	1 = Enable Page Received Interrupt	RW	0
	Enable	0 = Disable Page Received Interrupt		
27.12	Parallel Detect	1 = Enable Parallel Detect Fault Interrupt	RW	0
	Fault Interrupt	0 = Disable Parallel Detect Fault Interrupt		
07.44	Enable	4 Enchlo Link Dorthor Askrowisters intermed	DW/	0
27.11	Link Partner Acknowledge	1 = Enable Link Partner Acknowledge Interrupt0 = Disable Link Partner Acknowledge	RW	U
	Interrupt Enable	Interrupt		
	Link Down	1 = Enable Link Down Interrupt	RW	0
27.10	Interrupt			

Address	Name	Description	Mode ⁽¹⁾	Default
27.9	Remote Fault Interrupt	1 = Enable Remote Fault Interrupt	RW	0
	Enable	0 = Disable Remote Fault Interrupt		
27.8	Link Up	1 = Enable Link Up Interrupt	RW	0
	Interrupt Enable	0 = Disable Link Up Interrupt		
27.7	Jabber	1 = Jabber occurred	RO/RC	0
	Interrupt	0 = Jabber did not occurred		
27.6	Receive Error	1 = Receive Error occurred	RO/RC	0
	Interrupt	0 = Receive Error did not occurred		
27.5	Page Receive	1 = Page Receive occurred	RO/RC	0
	Interrupt	0 = Page Receive did not occurred		
27.4	Parallel Detect	1 = Parallel Detect Fault occurred	RO/RC	0
	Fault Interrupt	0 = Parallel Detect Fault did not occurred		
27.3	Link Partner	1 = Link Partner Acknowledge occurred	RO/RC	0
	Acknowledge Interrupt	0 = Link Partner Acknowledge did not occurred		
27.2	Link Down	1 = Link Down occurred	RO/RC	0
	Interrupt	0 = Link Down did not occurred		
27.1	Remote Fault	1 = Remote Fault occurred	RO/RC	0
	Interrupt	0 = Remote Fault did not occurred		
27.0	Link Up	1 = Link Up occurred	RO/RC	0
	Interrupt	0 = Link Up did not occurred		
Register 28	(1Ch) – Digital Deb	oug Control 1		I
28.15:8	Reserved		RW	0000_0000
28.7	mdi_set	mdi_set has no function when swapoff (reg28.6) is de-asserted.	RW	0
		1 = When swapoff is asserted, if mdi_set is asserted, chip will operate at MDI mode.		
		0 = When swapoff is asserted, if mdi_set is de- asserted, chip will operate at MDI-X mode.		
28.6	swapoff	1 = Disable auto crossover function	RW	0
		0 = Enable auto crossover function		
28.5:1	Reserved		RW	00_000
28.0	PCS Loopback	1 = Enable 10Base-T and 100Base-TX Loopback for register 0h bit 14.	RW	0
		0 = normal function		
-	(1Fh) – PHY Contr	ol	1	
31.15	Reserved		RW	0
31.14	Interrupt Level	1 = Interrupt pin active high0 = Interrupt pin active low	RW	0
31.13:12	Reserved		RW	00
04.44.40	Reserved		RO/LH/RC	00
31.11:10				
31.11:10	Enable Jabber	1 = Enable jabber counter 0 = Disable jabber counter	RW	1

Address	Name	Description	Mode ⁽¹⁾	Default
31.6	Speed status 1000Base-T	1 = Indicate chip final speed status at 1000Base-T	RO	0
31.5	Speed status 100Base-TX	1 = Indicate chip final speed status at 100Base-TX	RO	0
31.4	Speed status 10Base-T	1 = Indicate chip final speed status at 10Base-T	RO	0
31.3	Duplex status	Indicate chip duplex status 1 = Full-duplex 0 = Half-duplex	RO	0
31.2	1000Base-T Mater/Slave status	1 = Indicate 1000Base-T Master mode 0 = Indicate 1000Base-T Slave mode	RO	0
31.1	Software Reset	1 = Reset chip, except all registers 0 = Disable reset	RW	0
31.0	Link Status Check Fail	1 = Fail 0 = Not Failing	RO	0

Note:

- 1. RW = Read/Write.
 - RC = Read-cleared
 - RO = Read only.
 - SC = Self-cleared.
 - LH = Latch high.

Extended Registers

Address	Name	Description	Mode ⁽¹⁾	Default
Register 256	6 (100h) – Commo	n Control	1	•
256.15:9	Reserved		RW	0000_000
256.8	RGMII In-band	1 = Enable	RW	0
	PHY Status	0 = Disable		
256.7:0	Reserved		RW	
Register 257	7 (101h) – Strap St	atus		
257.15:6	Reserved		RO	
257.5	CLK125_EN	1 = CLK125_EN strap-in is enabled	RO	
	status	0 = CLK125_EN strap-in is disabled		
257.4:0	PHYAD[4:0] status	Strapped-in value for PHY Address	RO	
Register 258	3 (102h) – Operatio	n Mode Strap Override	1	•
258.15	RGMII all capabilities override	1 = Override strap-in for RGMII advertise all capabilities	RW	
258.14	RGMII no 1000BT_HD override	1 = Override strap-in for RGMII advertise all capabilities except 1000Base-T half-duplex	RW	
258.13	RGMII 1000BT_H/FD only override	1 = Override strap-in for RGMII advertise 1000Base-T full and half-duplex only	RW	

Address	Name	Description	Mode ⁽¹⁾	Default
258.12	RGMII 1000BT_FD only override	1 = Override strap-in for RGMII advertise 1000Base-T full-duplex only	RW	
258.11:8	Reserved		RW	
258.7	Tri-state all digital I/Os	1 = Tri-state all digital I/Os for further power saving during software power down	RW	0
258.6:5	Reserved		RW	
258.4	NAND Tree override	1 = Override strap-in for NAND Tree mode	RW	
258.3:0	Reserved		RW	
Register 259) (103h) – Operatio	on Mode Strap Status		
259.15	RGMII all capabilities strap-in status	1 = Strap to RGMII advertise all capabilities	RO	
259.14	RGMII no 1000BT_HD strap-in status	1 = Strap to RGMII advertise all capabilities except 1000Base-T half-duplex	RO	
259.13	RGMII only 1000BT_H/FD strap-in status	1 = Strap to RGMII advertise 1000Base-T full and half-duplex only	RO	
259.12	RGMII only 1000BT_FD strap-in status	1 = Strap to RGMII advertise 1000Base-T full- duplex only	RO	
259.11:5	Reserved		RO	
259.4	NAND Tree strap-in status	1 = Strap to NAND Tree mode	RO	
259.3:0	Reserved		RO	
Register 260) (104h) – RGMII C	lock and Control Pad Skew		
260.15:12	rxc_pad_skew	RGMII RXC PAD Skew Control (0.12ns/step)	RW	0111
260.11:8	rxdv_pad_skew	RGMII RX_CTL PAD Skew Control (0.12ns/step)	RW	0111
260.7:4	txc_pad_skew	RGMII TXC PAD Skew Control (0.12ns/step)	RW	0111
260.3:0	txen_pad_skew	RGMII TX_CTL PAD Skew Control (0.12ns/step)	RW	0111
Register 261	(105h) – RGMII R	X Data Pad Skew		
261.15:12	rxd3_pad_skew	RGMII RXD3 PAD Skew Control (0.12ns/step)	RW	0111
261.11:8	rxd2_pad_skew	RGMII RXD2 PAD Skew Control (0.12ns/step)	RW	0111
261.7:4	rxd1_pad_skew	RGMII RXD1 PAD Skew Control (0.12ns/step)	RW	0111
261.3:0	rxd0_pad_skew	RGMII RXD0 PAD Skew Control (0.12ns/step)	RW	0111
Register 262	2 (106h) – RGMII T	X Data Pad Skew		
262.15:12	txd3_pad_skew	RGMII TXD3 PAD Skew Control (0.12ns/step)	RW	0111
262.11:8	txd2_pad_skew	RGMII TXD2 PAD Skew Control (0.12ns/step)	RW	0111
262.7:4	txd1_pad_skew	RGMII TXD1 PAD Skew Control (0.12ns/step)	RW	0111
262.3:0	txd0_pad_skew	RGMII TXD0 PAD Skew Control (0.12ns/step)	RW	0111

Address	Name	Description	Mode ⁽¹⁾	Default		
Register 26	Register 263 (107h) – Analog Test Register					
263.15	LDO disable	1 = LDO controller disable	RW	0		
		0 = LDO controller enable				
263.14:9	Reserved		RW	000_000		
263.8	Low frequency oscillator mode	 1 = Low frequency oscillator mode enable 0 = Low frequency oscillator mode disable Use for further power saving during software power down. 	RW	0		
263.7:0	Reserved		RW	0000_0000		

Note:

1. RW = Read/Write.

RO = Read only.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage

(DVDDL, AVDDL, AVDDL_PLL)	–0.5V to +1.8V
(AVDDH)	0.5V to +5.0V
(DVDDH)	–0.5V to +5.0V
Input Voltage (all inputs)	–0.5V to +5.0V
Output Voltage (all outputs)	–0.5V to +5.0V
Lead Temperature (soldering, 10s)	
Storage Temperature (T _s)	–55°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage
(DVDDL, AVDDL, AVDDL_PLL)+1.140V to +1.260V
(AVDDH)+3.135V to +3.465V
(DVDDH @ 3.3V)+3.135V to +3.465V
(DVDDH @ 2.5V) +2.375V to +2.625V
Ambient Temperature
(T _A Commercial: KSZ9021RL/RN)0°C to +70°C
(T _A Industrial: KSZ9021RLI/RNI)–40°C to +85°C
Maximum Junction Temperature (T _J Max) 125°C
Thermal Resistance (θ_{JA})
Thermal Resistance (θ _{JC})8.07°C/W

Symbol	Parameter	Condition	Min	Тур	Мах	Units
Supply Cu	Irrent – Core / Digital I/Os					
ICORE	1.2V total of:	1000Base-T Link-up (no traffic)		528		mA
	DVDDL (1.2V digital core) +	1000Base-T Full-duplex @ 100% utilization		563		mA
	AVDDL (1.2V analog core) +	100Base-TX Link-up (no traffic)		158		mA
	AVDDL_PLL (1.2V for PLL)	100Base-TX Full-duplex @ 100% utilization		158		mA
		10Base-T Link-up (no traffic)		7		mA
		10Base-T Full-duplex @ 100% utilization		7		mA
		Power Saving Mode (cable unplugged)		15		mA
		Software Power Down Mode (register 0.11 =1)		1.3		mA
		Chip Power Down Mode (strap-in pins MODE[3:0] = 0111)		1.3		mA
IDVDDH_2.5	2.5V for digital I/Os	1000Base-T Link-up (no traffic)		13		mA
		1000Base-T Full-duplex @ 100% utilization		37		mA
	(RGMII operating @ 2.5V)	100Base-TX Link-up (no traffic)		4		mA
		100Base-TX Full-duplex @ 100% utilization		9		mA
		10Base-T Link-up (no traffic)		2		mA
		10Base-T Full-duplex @ 100% utilization		5		mA
		Power Saving Mode (cable unplugged)		7		mA
		Software Power Down Mode (register 0.11 =1)		3		mA
		Chip Power Down Mode (strap-in pins MODE[3:0] = 0111)		1		mA
IDVDDH_3.3	3.3V for digital I/Os	1000Base-T Link-up (no traffic)		20		mA
		1000Base-T Full-duplex @ 100% utilization		58		mA
	(RGMII operating @ 3.3V)	100Base-TX Link-up (no traffic)		11		mA
		100Base-TX Full-duplex @ 100% utilization		15		mA
		10Base-T Link-up (no traffic)		5		mA
		10Base-T Full-duplex @ 100% utilization		11		mA
		Power Saving Mode (cable unplugged)		9		mA
		Software Power Down Mode (register 0.11 =1)		7		mA
		Chip Power Down Mode (strap-in pins MODE[3:0] = 0111)		1		mA

Electrical Characteristics⁽³⁾

Symbol	Parameter	Condition	Min	Тур	Max	Units
		current draw through external transformer center	taps for	PHY trans	ceivers w	ith
	ode transmit drivers) 3.3V for transceiver	1000Base-T Link-up (no traffic)		75		mA
AVDDH		1000Base-T Full-duplex @ 100% utilization		-		
		•		75		mA
		100Base-TX Link-up (no traffic)		29		mA
		100Base-TX Full-duplex @ 100% utilization		29		mA
		10Base-T Link-up (no traffic)		35		mA
		10Base-T Full-duplex @ 100% utilization		43		mA
		Power Saving Mode (cable unplugged)		36		mA
		Software Power Down Mode (register 0.11 =1)		2		mA
		Chip Power Down Mode (strap-in pins MODE[3:0] = 0111)		1		mA
TTL Inpu	ts					
VIH	Input High Voltage		2.0			V
V _{IL}	Input Low Voltage				0.8	V
I _{IN}	Input Current	$V_{IN} = GND \sim V_{DDIO}$		-10	10	μ A
TTL Outp	outs					
V _{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4			V
V _{OL}	Output Low Voltage	$I_{OL} = 4mA$			0.4	V
I _{oz}	Output Tri-State Leakage				10	μA
100Base-	TX Transmit (measured differentia	ally after 1:1 transformer)				
Vo	Peak Differential Output Voltage	100 Ω termination across differential output	0.95		1.05	V
V _{IMB}	Output Voltage Imbalance	100 Ω termination across differential output			2	%
t _r , t _f	Rise/Fall Time		3		5	ns
	Rise/Fall Time Imbalance		0		0.5	ns
	Duty Cycle Distortion				± 0.25	ns
	Overshoot				5	%
V _{SET}	Reference Voltage of ISET	R(I _{SET}) = 4.99k		0.535		V
	Output Jitter	Peak-to-peak		0.7	1.4	ns
10Base-T	Transmit (measured differentially	/ after 1:1 transformer)				
VP	Peak Differential Output Voltage	100Ω termination across differential output	2.2		2.8	V
	Jitter Added	Peak-to-peak			3.5	ns
	Harmonic Rejection	Transmit all-one signal sequence		-31		dB
10Base-T	-	· · ·	1			1
V _{SQ}	Squelch Threshold	5MHz square wave	300	400		mV

Notes:

1. Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

2. The device is not guaranteed to function outside its operating rating.

3. $T_A = 25^{\circ}C$. Specification is for packaged product only.

Timing Diagrams

RGMII Timing

The KSZ9021RL/RN RGMII timing conforms to the timing requirements per the RGMII Version 1.3 Specification.




Figure 5. RGMII v1.3 Specification (Figure 2 – Multiplexing and Timing Diagram)

Timing Parameter	Description	Min	Тур	Max	Unit
TskewT	Data to Clock output Skew (at Transmitter)	-500		500	ps
TskewR	Data to Clock input Skew (at Receiver)	1		2.6	ns
Tcyc (1000Base-T)	Clock Cycle Duration for 1000Base-T	7.2	8	8.8	ns
Tcyc (100Base-TX)	Clock Cycle Duration for 100Base-TX	36	40	44	ns
Tcyc (10Base-T)	Clock Cycle Duration for 10Base-T	360	400	440	ns

Table 12. RGMII v1.3 Specification	(Timing Specifics from Table 2)
------------------------------------	---------------------------------

Accounting for TskewT, the TskewR specification in the above table requires the PCB board design to incorporate clock routing for TXC and RXC with an additional trace delay of greater than 1.5ns and less than 2.1ns for 1000Base-T. For 10Base-T/100Base-TX, the maximum delay is much greater than the 2.1ns for 1000Base-T, and thus is not specified.

Alternatively, the KSZ9021RL/RN can be programmed to support RGMII v2.0 with the required data-to-clock skew implemented on-chip. If the delay is not implemented on the PCB and not programmed inside the MAC, the clock skew delay can be implemented via KSZ9021RL/RN registers 260 (104h), 261 (105h) and 262 (106h). See RGMII Pad Skew Registers section.

Auto-Negotiation Timing





Figure 6. Auto-Negotiation Fast Link Pulse (FLP) Timing

Timing Parameter	Description	Min	Тур	Max	Units
t _{BTB}	FLP Burst to FLP Burst	8	16	24	ms
t _{FLPW}	FLP Burst width		2		ms
t _{PW}	Clock/Data Pulse width		100		ns
t _{CTD}	Clock Pulse to Data Pulse	55.5	64	69.5	μs
tстс	Clock Pulse to Clock Pulse	111	128	139	μs
	Number of Clock/Data Pulse per FLP Burst	17		33	

MDC/MDIO Timing





Timing Parameter	Description	Min	Тур	Max	Unit
t _P	MDC period		400		ns
t _{1MD1}	MDIO (PHY input) setup to rising edge of MDC	10			ns
t _{MD2}	MDIO (PHY input) hold from rising edge of MDC	10			ns
t _{MD3}	MDIO (PHY output) delay from rising edge of MDC	0			ns

Reset Timing

The recommended KSZ9021RL/RN power-up reset timing is summarized in the following figure and table.




Figure 8. Reset Timing


Parameter	Description	Min	Max	Units
t _{sr}	Stable supply voltage to reset high	10		ms

Table 15. Reset Timing Parameters

After the de-assertion of reset, it is recommended to wait a minimum of 100µs before starting programming on the MIIM (MDC/MDIO) Interface.

Reset Circuit

The following reset circuit is recommended for powering up the KSZ9021RL/RN if reset is triggered by the power supply.





The following reset circuit is recommended for applications where reset is driven by another device (e.g., CPU or FPGA). At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the KSZ9021RL/RN device. The RST_OUT_n from CPU/FPGA provides the warm reset after power up.






Figure 10. Recommended Reset Circuit for Interfacing with CPU/FPGA Reset Output

Reference Circuits – LED Strap-in Pins

The pull-up and pull-down reference circuits for the LED2/PHYAD1 and LED1/PHYAD0 strapping pins are shown in the following figure.





Reference Clock – Connection and Selection

A crystal or external clock source, such as an oscillator, is used to provide the reference clock for the KSZ9021RL/RN. The reference clock is 25 MHz for all operating modes of the KSZ9021RL/RN.

The following figure and table show the reference clock connection to pins XI and XO of the KSZ9021RL/RN, and the reference clock selection criteria.




Figure 12. 25MHz Crystal/Oscillator Reference Clock Connection

Characteristics	Value	Units
Frequency	25	MHz
Frequency tolerance (max)	±50	ppm

Table 16. Reference Crystal/Clock Selection Criteria

Magnetics Specification

A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode chokes is recommended for exceeding FCC requirements.

The following tables provide recommended magnetic characteristics and a list of qualified magnetics for the KSZ9021RL/RN.


Parameter	Value	Test Condition	
Turns ratio	1 CT : 1 CT		
Open-circuit inductance (min.)	350µH	100mV, 100kHz, 8mA	
Insertion loss (max.)	1.0dB	0MHz–100MHz	
HIPOT (min.)	1500Vrms		

Table 17. Magnetics Selection Criteria

Magnetic Manufacturer	Part Number	Auto MDI-X	Number of Port
Pulse	H5007NL	Yes	1
TDK	TLA-7T101LF	Yes	1


Table 18. Qualified Single Port 10/100/1000 Magnetics

Package Information



NOTE: 1. MAX PACKAGE VARPAGE IS 0.05 MM 2. MAX ALLOVABLE BURR IS 0.076MM IN ALL DIRECTIONS 3. PIN WI IS ON TOP VILL BE LASER MARKED 4. RED CIRCLE IN LAND PATTERN INDICATE THERMAL VIA. SIZE SHOULD BE 0.30-0.3MM IN DIAMETER AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE. 1. MAN PITCH 5. GREEN RECTANGLES (SHADED AREA) REPRESENT SOLDER STENCIL OPENING ON EXPOSED PAD AREA. RECOMMENDED SIZE IS 1.0×1.0 MM, SPACING IS 0.25MM

48-Pin (7mm x 7mm) QFN



64-Pin (10mm x 10mm) E-LQFP (V)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <u>http://www.micrel.com</u>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2009 Micrel, Incorporated.



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com