











TLV62090

SLVSBB9C - MARCH 2012-REVISED MAY 2014

TLV62090 3A High Efficient Synchronous Step Down Converter with DCS™ Control

Features

- 2.5 V to 5.5 V Input Voltage Range
- DCS™ Control
- 95% Converter Efficiency
- Power Save Mode
- 20 µA Operating Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- 1.4 MHz Typical Switching Frequency
- 0.8 V to V_{IN} Adjustable Output Voltage
- **Output Discharge Function**
- Adjustable Softstart
- Two Level Short Circuit Protection
- **Output Voltage Tracking**
- Wide Output Capacitance Selection
- Available in 3.00 x 3.00mm 16 Pin VQFN Package

2 Applications

- **Distributed Power Supplies**
- Notebook, Netbook Computers
- Hard Disk Drivers (HDD)
- Solid State Drive (SSD)
- **Processor Supply**
- **Battery Powered Applications**

3 Description

TLV62090 device is a high frequency synchronous step down converter optimized for small solution size, high efficiency and suitable for battery powered applications. To maximize efficiency, the converter operates in PWM mode with a nominal switching frequency of 1.4 MHz and automatically enters Power Save Mode operation at light load currents. When used in distributed power supplies and point of load regulation, the device allows voltage tracking to other voltage rails and tolerates output capacitors ranging from 10 µF up to 150 µF and beyond. Using the DCS™ Control topology the device achieves excellent load transient performance and accurate output voltage regulation.


The output voltage start-up ramp is controlled by the softstart pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the Enable and Power Good pins. In Power Save Mode, the device operates at typically 20 µA quiescent current. Power Save Mode is entered automatically and seamlessly maintaining high efficiency over the entire load current range.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV62090	VQFN (16)	3.00mm x 3.00mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic








Table of Contents

1	Features 1		9.2 Functional Block Diagram	
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	
4	Simplified Schematic	10	Application and Implementation	12
5	Revision History		10.1 Application Information	12
6	Pin Configuration and Functions		10.2 Typical Application	12
7		11	Power Supply Recommendations	17
′	Specifications	12	Layout	18
	7.1 Absolute Maximum Ratings		12.1 Layout Guideline	
	7.3 Recommended Operating Conditions		12.2 Layout Example	
	7.4 Thermal Information	13	Device and Documentation Support	19
	7.5 Electrical Characteristics		13.1 Documentation Support	
	7.6 Typical Characteristics		13.2 Trademarks	
8	Parameter Measurement Information		13.3 Electrostatic Discharge Caution	19
9			13.4 Glossary	
9	Detailed Description	14	Mechanical, Packaging, and Orderable	
	9.1 Overview 8		Information	19


5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision B (April 2012) to Revision C	Page
•	Changed the data sheet to the new TI standard format by adding the Handling Ratings table and Device and Documentation Support sections	1
•	Deleted Feedback voltage accuracy from the Electrical Characteristics table	5
•	Changed Figure 1 From: Resistance (Ω) To: Resistance ($m\Omega$)	6
•	Added the Current Derating and Output Capacitor Selection for Startup section	9
•	Added Application Curves to the Application Information section	15
•	Deleted Typical applications from the Application Information section for: 1.8 V Adjustable Version, 1.5 V Adjustable Version, 1.2 V Adjustable Version and 1.05 V Adjustable Version	
CI	Changed the Input voltage range MAX value From: 61/ To 5.51/	Page
•	Changed the Input voltage range MAX value From: 6V To 5.5V Changed R3 and R4 values in Figure 6	
•	Changed Equation 3	
<u>•</u>	Added Equation 5	10
CI	nanges from Original (March 2012) to Revision A	Page
•	Changed Vin From: 2.5V to 6V To: 2.5V to 5.5V in Figure 5	7
•	Changed R1, R2 and R4 values in Figure 6	9
•	Changed Vin From: 2.5V to 6V To: 2.5V to 5.5V in Figure 7	



6 Pin Configuration and Functions



NOTE: *The exposed Thermal Pad is connected to AGND.

Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
SW	1, 2	-	Switch pin of the power stage.		
DEF	3	-	This pin is used for internal logic and needs to be pulled high. This pin should not be left floating.		
PG	4	0	Power good open drain output. This pin is high impedance if the output voltage is within regulation. This pin is pulled low if the output is below its nominal value. The pull up resistor can not be connected to any voltage higher than the input voltage of the device.		
FB	5		Feedback pin of the device.		
AGND	6		Analog ground.		
СР	7		Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.		
CN	8		Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.		
SS	9	-	Soft-start control pin. A capacitor is connected to this pin and sets the softstart time. Leaving this pin floating sets the minimum start-up time.		
AVIN	10		Bias supply input voltage pin.		
PVIN	11,12		Power supply input voltage pin.		
EN	13		Device enable. To enable the device this pin needs to be pulled high. Pulling this pin low disables the device. This pin has an active pull down resistor of typically 400 $k\Omega$.		
PGND	14,15		Power ground connection.		
VOS	16		Output voltage sense pin. This pin needs to be connected to the output voltage.		
Thermal Pa	ad		The exposed thermal pad is connected to AGND.		



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		V	VALUE	
		MIN	MAX	UNIT
Voltage range	PVIN, AVIN, FB, SS, EN, DEF, VOS ⁽²⁾	-0.3	7	V
	SW, PG	-0.3	V _{IN} +0.3	V
Power Good sink current	PG		1	mA
Continuous total power dissipation		See the 7	hermal Informa	tion table
Operating junction temperatur	Operating junction temperature range, T _J		150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	je	-65	150	°C
V _(ESD)	Electrostatic discharge pins	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)		2	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-500	500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions⁽¹⁾

		MIN	TYP MAX	UNIT
V_{IN}	Input voltage range V _{IN}	2.5	5.5	V
T _A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C

⁽¹⁾ See the application section for further information

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TLV62090	LINUTO
	THERMAL METRIC"	VQFN (16 PINS)	UNITS
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	60	
$R_{\theta JB}$	Junction-to-board thermal resistance	20	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	20	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	5.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

All voltage values are with respect to network ground terminal.



7.5 Electrical Characteristics


 $V_{IN} = 3.6V$, $T_A = -40$ °C to 85°C, typical values are at $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y					
V _{IN}	Input voltage range		2.5		5.5	V
I _{QIN}	Quiescent current	Not switching, FB = FB +5 %, Into PVIN and AVIN		20		μA
I _{sd}	Shutdown current	Into PVIN and AVIN		0.6	5	μΑ
11\/1.0	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
UVLO	Undervoltage lockout hysteresis			200		mV
	Thermal shutdown	Temperature rising		150		°C
	Thermal shutdown hysteresis			20		°С
Control	SIGNAL EN					
V_{H}	High level input voltage	V _{IN} = 2.5 V to 6 V	1			V
V _L	Low level input voltage	V _{IN} = 2.5 V to 6 V			0.4	V
I _{lkg}	Input leakage current	EN = GND or V _{IN}		10	100	nA
R _{PD}	Pull down resistance			400		kΩ
Softsta	rt		•			
I _{SS}	Softstart current		6.3	7.5	8.7	μA
POWER	R GOOD					
V_{th}	Power good threshold	Output voltage rising		95%		
		Output voltage falling		90%		
V_L	Low level voltage	I _(sink) = 1mA			0.4	V
I_{PG}	PG sinking current				1	mA
I _{lkg}	Leakage current	$V_{PG} = 3.6V$		10	100	nΑ
POWER	R SWITCH	•	·			
Б	High side FET on-resistance	I _{SW} = 500 mA		50		mΩ
R _{DS(on)}	Low side FET on-resistance	I _{SW} = 500 mA		40		mΩ
I _{LIM}	High side FET switch current limit		3.7	4.6	5.5	Α
fs	Switching frequency	I _{OUT} = 3 A		1.4		MHz
OUTPU	т					
Vs	Output voltage range		0.8		V_{IN}	V
R _{od}	Output discharge resistor	EN = GND, V _{OUT} = 1.8 V		200		Ω
V_{FB}	Feedback regulation voltage	PWM Mode		0.8		V
		VIN ≥ VOUT + 1 V				
V_{FB}	Feedback voltage accuracy	IOUT = 1 A, PWM mode	-1.4%		+1.4%	
	(1)(2)	IOUT = 0 mA, VOUT ≥ 1.2 V, PFM mode	-1.4%		+3%	
		IOUT = 0 mA, VOUT < 1.2 V, PFM mode	-1.4%		+3.7%	
I _{FB}	Feedback input bias current	$V_{FB} = 0.8V$		10	100	nA
	Line regulation	V _{OUT} = 1.8 V, PWM operation		0.016		%/V
	Load regulation	V _{OUT} = 1.8 V, PWM operation		0.04		%/A

 ⁽¹⁾ For output voltages < 1.2 V, use a 2 x 22 μF output capacitance to achieve +3% output voltage accuracy in PFM mode.
 (2) Conditions: L = 1 μH, C_{OUT} = 22 μF. For more information, see the *Power Save Mode Operation* section of this data sheet.



7.6 Typical Characteristics





8 Parameter Measurement Information




Figure 5. Parametric Measurement Circuit

Table 1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
TLV62090	High efficient step down converter	Texas Instruments
L1	Inductor: 1uH	Coilcraft XFL4020-102
C1	Ceramic capacitor: 22uF	(6.3V, X5R, 0805)
C2	Ceramic capacitor: 22uF	(6.3V, X5R, 0805)
C3, C4	Ceramic capacitor	Standard
R1, R2, R3	Resistor	Standard




9 Detailed Description

9.1 Overview

The TLV62090 synchronous switched mode converter is based on DCS[™] Control (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS™ Control topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM, the converter operates with its nominal switching frequency of 1.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. DCS™ Control supports both operation modes (PWM and PFM) using a single building block having a seamless transition from PWM to Power Save Mode without effects on the output voltage. The TLV62090 offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Softstart (SS) and Output Capacitor during Startup

To minimize inrush current during start up, the device has an adjustable softstart depending on the capacitor value connected to the SS pin. The device charges the softstart capacitor with a constant current of typically 7.5 µA. The feedback voltage follows this voltage with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The softstart operation is completed once the voltage at the softstart capacitor has reached typically 1.25 V. The soft-start time can be calculated using Equation 1. The larger the softstart capacitor the longer the softstart time. The relation between softstart voltage and feedback voltage can be estimated using Equation 2.

$$t_{SS} = C_{SS} \times \frac{1.25V}{7.5\mu A}$$
 (1)

$$V_{FB} = \frac{V_{SS}}{1.56} \tag{2}$$

During start-up the switch current limit is reduced to 1/3 (~1.5 A) of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V the current limit is released to its nominal value. The device provides a reduced load current of ~1.5A when the output voltage is below typ 0.6V. Due to this, a small or no softstart time may trigger the short circuit protection during start-up especially for larger output capacitors >22uF. This can be avoided by using larger softstart capacitance extending the softstart time. See Short Circuit Protection (Hiccup-Mode) for details of the reduced current limit during startup. Leaving the softstart pin floating sets the minimum start-up time.

9.3.2 Start-up Tracking (SS)

The softstart pin can also be used to implement output voltage tracking with other supply rails. The internal reference voltage follows the voltage at the softstart pin with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The softstart pin can be used to implement output voltage tracking as shown in Figure 6.




Figure 6. Output Voltage Tracking

Feature Description (continued)

In Figure 6, the output V2 will track the voltage applied to V1. Simultaneous voltage tracking is possible for output voltages of V2≥1.25 V. The voltage will track simultaneously when following conditions are met:

$$1 + \frac{R3}{R4} = \left(1 + \frac{R1}{R2}\right) \times \frac{1}{1.56} \tag{3}$$

As the fraction of R3/R4 becomes larger the voltage V1 will ramp up faster than V2. If it gets smaller, then the ramp will be slower than V2. R4 needs to be determined first using Equation 4.

$$R4 = \frac{1.25V}{300\mu A}$$
 (4)

In the calculation of R4, 300 µA current is used to achieve sufficient accuracy by taking into account the typical 7.5 µA soft-start current. For simultaneous tracking R3 is calculated using Equation 5.

$$R3 = \left(1 + \frac{R1}{R2}\right) \times \frac{R4}{1.56} - R4 \tag{5}$$

9.3.3 Short Circuit Protection (Hiccup-Mode)

The device is protected against hard short circuits to GND and over-current events. This is implemented by a two level short circuit protection. During start-up and when the output is shorted to GND the switch current limit is reduced to 1/3 of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V the current limit is released to its nominal value. The full current limit is implemented as a hiccup current limit. Once the internal current limits is triggered 32 times the device stops switching and starts a new start-up sequence after a typical delay time of $66~\mu S$ passed by. The device will go through these cycles until the high current condition is released.

9.3.4 Output Discharge Function

To make sure the device starts up under defined conditions, the output gets discharged via the VOS pin with a typical discharge resistor of $200~\Omega$ whenever the device shuts down. This happens when the device is disabled or if thermal shutdown, undervoltage lockout or short circuit hiccup-mode is triggered.

9.3.5 Power Good Output (PG)

The power good output is low when the output voltage is below its nominal value. The power good will become high impedance once the output is within 5% of regulation. The PG pin is an open drain output and is specified to typically sink up to 1 mA. This output requires a pull-up resistor to be monitored properly. The pull-up resistor cannot be connected to any voltage higher than the input voltage of the device.

9.3.6 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2 V with a 200 mV hysteresis.

9.3.7 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically 150°C with a 20°C hysteresis.

9.4 Device Functional Modes

9.4.1 PWM Operation

At medium to heavy load currents, the device operates with pulse width modulation (PWM) at a nominal switching frequency of 1.4 MHz. As the load current decreases, the converter enters the Power Save Mode operation reducing its switching frequency. The device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM).



Device Functional Modes (continued)

9.4.2 Power Save Mode Operation

As the load current decreases, the converter enters Power Save Mode operation. During Power Save Mode the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current while maintaining high efficiency. The Power Save Mode is based on a fixed on-time architecture following Equation 6.

$$ton = \frac{V_{OUT}}{V_{IN}} \times 360 \text{ns} \times 2$$

$$f = \frac{2 \times I_{OUT}}{ton^2 \left(1 + \frac{V_{IN} - V_{OUT}}{V_{OUT}}\right) \times \frac{V_{IN} - V_{OUT}}{L}}$$
(6)

In Power Save Mode the output voltage rises slightly above the nominal output voltage in PWM mode, as shown in Figure 11. This effect can be reduced by increasing the output capacitance or the inductor value. This effect can also be reduced by programming the output voltage of the TLV62090 lower than the target value. As an example, if the target output voltage is 3.3 V, then the TLV62090 can be programmed to 3.3V - 0.8%. As a result the output voltage accuracy is now -2.2% to +2.2% instead of -1.4% to 3%. The output voltage accuracy in PFM operation is reflected in the electrical specification table and given for a 22 uF output capacitance.

9.4.3 Low Dropout Operation (100% Duty Cycle)

The device offers low input to output voltage difference by entering 100% duty cycle mode. In this mode the high side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below its nominal regulation value is given by:

$$V_{IN(min)} = V_{OUT(max)} + I_{OUT} \times (R_{DS(on)} + R_L)$$
(7)

Where

 $R_{DS(on)}$ = High side FET on-resistance

 $R_1 = DC$ resistance of the inductor

V_{OUT(max)} = nominal output voltage plus maximum output voltage tolerance

10 Application and Implementation

10.1 Application Information

The TLV62090 is 3 A device with high frequency synchronous step down converters optimized for small solution size, high efficiency and suitable for battery powered applications.

10.2 Typical Application




Figure 7. TLV62090 Typical Application Circuit

10.2.1 Design Requirements

For this example, use the following input parameters.

Table 2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES	
Input Voltage Range	2.7 V to 5.5 V	
Output Voltage	1.8 V	
Transient Response	±5% VOUT	
Input Voltage Ripple	400 mV	
Output Voltage Ripple	30 mV	
Output current rating	3 A	
Operating frequency	1.4 MHz	



10.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, Table 3 outlines possible inductor and capacitor value combinations.

Table 3. Output Filter Selection

INDUCTOR VALUE [µH] ⁽¹⁾	OUTPUT CAPACITOR VALUE [µF] ⁽²⁾					
INDUCTOR VALUE [µn]	10	22	47	100	150	
0.47		√	√	√	√	
1.0	√	√(3)	√	√	√	
2.2	√	√	√	√	√	
3.3						

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.
- (3) Typical application configuration. Other check mark indicates alternative filter combinations

10.2.2.1 Inductor Selection

The inductor selection is affected by several parameter like inductor ripple current, output voltage ripple, transition point into Power Save Mode, and efficiency. See Table 4 for typical inductors.

Table 4. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	Isat/DCR
0.6 µH	Coilcraft XAL4012-601	4 x 4 x 2.1	7.1A/9.5 mΩ
1 μH	Coilcraft XAL4020-102	4 x 4 x 2.1	5.9A/13.2 mΩ
1 μH	Coilcraft XFL4020-102	4 x 4 x 2.1	5.1 A/10.8 mΩ
0.47 µH	TOKO DFE252012 R47	2.5 x 2 x 1.2	3.7A/39 mΩ
1 μH	TOKO DFE252012 1R0	2.5 x 2 x 1.2	3.0A/59 mΩ
0.68 μΗ	TOKO DFE322512 R68	3.2 x 2.5 x 1.2	3.5A/37 mΩ
1 µH	TOKO DFE322512 1R0	3.2 x 2.5 x 1.2	3.1A/45 mΩ

In addition, the inductor has to be rated for the appropriate saturation current and DC resistance (DCR). The inductor needs to be rated for a saturation current as high as the typical switch current limit, of 4.6 A or according to Equation 8 and Equation 9 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency can be taken from the data sheet graph's or 80% can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$I_{L} = I_{OUT} + \frac{\Delta I_{L}}{2} \tag{8}$$

$$I_{L} = I_{OUT} + \frac{\frac{V_{OUT}}{\eta} \times \left(1 - \frac{V_{OUT}}{V_{IN} \times \eta}\right)}{2 \times f \times L}$$
(9)

where

f = Converter switching frequency (typical 1.4 MHz)

L = Selected inductor value

 η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an conservative assumption)

NOTE

The calculation must be done for the maximum input voltage of the application

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of 20% needs to be added to cover for load transients during operation.



10.2.2.2 Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 22 μ F or larger input capacitor is recommended. The output capacitor value can range from 10 μ F up to 150 μ F and beyond. The recommended typical output capacitor value is 22 μ F and can vary over a wide range as outline in the output filter selection table. For output voltages of Vo>1.8 V application noise can cause duty cycle jitter. This does not degrade device performance. Using an output capacitor of 2x22 μ F for output voltages >1.8V avoids duty cycle jitter.

10.2.2.3 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
 (10)


$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.8 \text{ V}}{5 \mu A} \approx 160 \text{ k}\Omega$$
 (11)

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right)$$
(12)

When sizing R2, in order to achieve low quiescent current and acceptable noise sensitivity, use a minimum of 5 μ A for the feedback current I_{FB}. Larger currents through R2 improve noise sensitivity and output voltage accuracy.




10.2.3 Application Curves




Copyright © 2012–2014, Texas Instruments Incorporated

Submit Documentation Feedback









11 Power Supply Recommendations

The power supply to the TLV62090 needs to have a current rating according to the supply voltage, output voltage and output current of the TLV62090.



12 Layout

12.1 Layout Guideline

- It is recommended to place input capacitor as close as possible to the IC pins PVIN and PGND.
- The VOS connection is noise sensitive and needs to be routed as short and directly to the output terminal of the inductor.
- The exposed thermal pad of the package, analog ground (pin 6) and power ground (pin 14, 15) should have a single joint connection at the exposed thermal pad of the package. This minimizes switch node jitter.
- The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits.
- See the evaluation module User Guide (SLVU670) for an example of component placement, routing and thermal design.

12.2 Layout Example




Figure 22. Layout



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

17-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TLV62090RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBV	Samples
TLV62090RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBV	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Nov-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62090RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLV62090RGTT	QFN	RGT	16	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 8-Nov-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62090RGTR	QFN	RGT	16	3000	338.0	355.0	50.0
TLV62090RGTT	QFN	RGT	16	250	338.0	355.0	50.0

RGT (S-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD 3,15 2,85 - A В 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE 0,08 0,05 0,00 Ċ 16 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

12

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

13

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

16X $\frac{0,30}{0,18}$

0,50

0,10 M C A B 0,05 M C

4203495/H 10/11

F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206349-10/W 10/14

NOTE: All linear dimensions are in millimeters



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com