# **inter<sub>sil</sub>**

# DATASHEET

# **Dual 3A/Single 6A Step-Down DC/DC Power Module**

### **ISL8203M**

The ISL8203M is an integrated step-down power module rated for dual 3A output current or 6A current sharing operation. Optimized for generating low output voltages down to 0.8V, the ISL8203M is ideal for any low power low-voltage applications. The supply voltage range is from 2.85V to 6V. The two channels are 180° out-of-phase for input RMS current and EMI reduction. Each channel is capable of 3A output current. They can be combined to form a single 6A output in current sharing mode. While in current sharing mode, the interleaving of the two channels reduces input and output voltage ripple.

The ISL8203M offers an independent power-good (PG) signal for each channel. When shut down, the ISL8203M discharges the output capacitor. Other features include internal digital soft-start, enable for power sequence, overcurrent protection and over-temperature protection.

The ISL8203M integrates a PWM controller, synchronous switching MOSFETs, inductors and passive components to maximize efficiency and minimize external component count. The ISL8203M is available in a thermally-enhanced, compact QFN package.

### **Features**

- Dual 3A and single 6A switching power supply
- High efficiency, up to 95%
- Input voltage range: 2.85V to 6V
- Output voltage range: 0.8V to 5V
- Internal digital soft-start: 1.5ms
- · External synchronization up to 4MHz
- Compact size: 9.0mmx6.5mmx1.83mm
- Peak current limiting and hiccup mode short-circuit protection
- Overcurrent protection

#### Applications

- $\mu C/\mu P$ , FPGA and DSP power
- Plug-in DC/DC modules for routers and switchers
- · Test and measurement systems
- Barcode reader

### **Related Literature**

• <u>AN1941</u>, "ISL8203MEVAL2Z Dual 3A/single 6A Evaluation Board Set-Up Procedure"







FIGURE 2. SMALL FOOTPRINT PACKAGE WITH LOW PROFILE



FIGURE 3. INTERNAL BLOCK DIAGRAM

# **Pin Configuration**



# **Pin Descriptions**

PIN NUMBER	SYMBOL	DESCRIPTION
1	SS	<b>Soft-start pin.</b> SS is used to adjust the soft-start time. For dual-output mode, tie SS pin to VIN directly and the soft-start time is fixed at 1.5ms. SS pin is tied to CSS only in parallel mode operation, with external compensation. In parallel mode, connect a capacitor $C_{SS}$ from SS to SGND to adjust the soft-start time. $C_{SS}$ should not be larger than 33nF. This capacitor, along with an internal 5µA current source sets the soft-start time, (refer to Equation 2).
2	VDD	Input voltage for Internal control circuit. Tie VDD directly to VIN1. VDD should be at the same potential as the input voltage.
3, 10	VIN1, VIN2	<b>Power Inputs.</b> Input voltage range: 2.85V to 6V. Tie directly to the input rail. Input ceramic capacitors are needed between these two pins and PGND.
4, 9	PGND	Power ground. Power ground pins for both input and output returns.
5, 8	SW1, SW2	Switching node. Use for monitoring switching frequency. Switching nodes should be floating or used for snubber connections.
6, 7	VOUT1, VOUT2	Power Output. Apply output load between these pins and PGND pins. Output voltage range: 0.8V to 5V.
22, 11	EN1, EN2	<b>Power enable pins.</b> The output is enabled when the respective ENABLE pin is driven to high. The output is shut down and output capacitors discharged when the respective ENABLE pin is driven to low. Typically, tie to VIN pin directly. Do not leave this pin floating.
20, 12	PG1, PG2	Power-good pins. At power-up or EN HI, this output is a 1ms delayed Power-Good signal for the output voltage.
13, 15, 16, 19	NC	No Connection pins. These pins have no connections inside. Leave these pins floating.
14	FB2	<b>Voltage setting pin.</b> The output voltage V <sub>OUT2</sub> is set by an external resistor divider connected to FB2. Refer to <u>"Programming the Output Voltage" on page 12</u> .
17	СОМР	<b>Compensation pin.</b> Typically floating for dual output mode. For dual output operation, internal compensation networks are implemented for stable operation in the full range of I/O conditions. For parallel mode operation, external compensation is required. Refer to <u>"Output Current Sharing" on page 11</u> .
18	FB1	<b>Voltage setting pin.</b> The output voltage VOUT1 is set by an external resistor divider connected to FB1. Refer to <u>"Programming the Output Voltage" on page 12</u> .

### Pin Descriptions (Continued)

PIN NUMBER	SYMBOL	DESCRIPTION
21	SYNC	Synchronization pin. Connect to logic high or input voltage VIN for non-use. Connect to an external function generator for external Synchronization. Negative edge trigger. Do not leave this pin floating. Do not tle this pin low (or to PGND).
23	SGND	<b>Control signal ground.</b> Connect to PGND under the module on the top layer. Make sure to have only two connect locations between SGND and PGND to avoid noise coupling. See <u>"PCB Layout Recommendation" on page 14</u> .

# **Ordering Information**

PART NUMBER (Notes 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL8203MIRZ (Note 1)	ISL8203M	-40 to +85	23 Ld QFN	L23.6.5x9
ISL8203MEVAL2Z	Evaluation Board			

NOTES:

1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see product information page for <u>ISL8203M</u>. For more information on MSL, please see Technical Brief <u>TB363</u>.

Absolute Maximum Ratings	(Reference to SGND)
--------------------------	---------------------

VIN1, VIN2, VDD	or 7V (20ms) o 6.5V (DC) or s)/8.5V(10ns)
EN1, EN2, PG1, PG2, SYNC, SS	-0.3V to +6.5V
FB1, FB2, COMP	-0.3V to 2.7V
ESD Ratings	
Human Body Model (Tested per JESD22-A114)	<b>1</b> .5kV
Charged Device Model (Tested per JESD22-C101E)	<b>1</b> kV
Latch-up (Tested per JESD-78A; Class 2, Level A)	100mA

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C∕W)
23 Ld QFN ( <u>Notes 4</u> , <u>5</u> )	15	2
Junction Temperature Range	4	0°C to +125°C
Storage Temperature Range	5	5°C to +150°C
Ambient Temperature Range		40°C to +85°C
Pb-Free Reflow Profile		see <u>TB493</u>

#### **Recommended Operating Conditions**

V <sub>IN</sub> Supply Voltage Range	2.85V to 6V
Output Voltage Range	.0.8V to 5V
Load Current Range per Channel	0A to 3A
Ambient Temperature Range40°	°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ<sub>JA</sub> is measured in free air with the component mounted on the ISL8203MEVAL2Z evaluation board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 5. For  $\theta_{JC}$ , "case temperature" location is at the center of the exposed metal pad on the package underside.

**Electrical Specifications** Unless otherwise noted, the typical specifications are measured at the following conditions:  $T_A = +25$  °C,  $V_{OUT} = 1.2V$ . Boldface limits apply across internal junction temperature range, -40 °C to +125 °C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 6</u> )	түр	MAX ( <u>Note 6</u> )	UNITS
INPUT SUPPLY		•			• •	
VIN Undervoltage Lock-out Threshold	V <sub>UVLO</sub>	Rising		2.5	2.85	V
( <u>Note 7</u> )		Hysteresis	35	130		mV
Input Supply Current (Note 7)	I <sub>VIN</sub>	V <sub>IN</sub> = 6V, EN1 = EN2 = 0, no load			42	μΑ
OUTPUT REGULATION	ŀ					
Output Continuous Current Range	I <sub>OUT(DC)</sub>	V <sub>IN</sub> = 5V, V <sub>OUT1</sub> = 1.2V	0		3	Α
		V <sub>IN</sub> = 5V, V <sub>OUT2</sub> = 1.2V	0		3	Α
		V <sub>IN</sub> = 5V, V <sub>OUT1</sub> = 1.2V, in parallel mode	0		6	Α
Line Regulation	ΔV <sub>OUT1</sub> /V <sub>OUT1</sub>	V <sub>IN</sub> = 2.85V to 6V, V <sub>OUT1</sub> = 1.2V, no load		0.25		%
	ΔV <sub>OUT2</sub> /V <sub>OUT2</sub>	V <sub>IN</sub> = 2.85V to 6V, V <sub>OUT2</sub> = 1.2V, no load		0.25		%
		V <sub>IN</sub> = 2.85V to 6V, V <sub>OUT1</sub> = 1.2V, I <sub>OUT1</sub> = 3A		0.25		%
		V <sub>IN</sub> = 2.85V to 6V, V <sub>OUT2</sub> = 1.2V, I <sub>OUT2</sub> = 3A		0.25		%
Load Regulation	ΔV <sub>OUT1</sub> /V <sub>OUT1</sub>	$V_{IN} = 5V$ , 2x22µF ceramic output capacitor				
	$\Delta V_{OUT2}/V_{OUT2}$	I <sub>OUT1</sub> = 0A to 3A, V <sub>OUT1</sub> = 1.2V			1	%
		I <sub>OUT2</sub> = 0A to 3A, V <sub>OUT2</sub> = 1.2V			1	%
Output Voltage Accuracy		Over line/load/temperature range	-1.5		1.5	%
		Over line/load/temperature/life range	-2.0		2.0	%
Output Ripple Voltage	ΔV <sub>OUT</sub>	$V_{IN} = 5V$ , $3x22\mu$ F ceramic output capacitor				
		I <sub>OUT1</sub> = 0A, V <sub>OUT1</sub> = 1.2V		10		mV <sub>P-P</sub>
		I <sub>OUT2</sub> = 0A, V <sub>OUT2</sub> = 1.2V		10		mV <sub>P-P</sub>
		I <sub>OUT1</sub> = 3A, V <sub>OUT1</sub> = 1.2V		12		mV <sub>P-P</sub>
		I <sub>OUT2</sub> = 3A, V <sub>OUT2</sub> = 1.2V		12		mV <sub>P-P</sub>
FB1, FB2 Regulation Voltage ( <u>Note 7</u> )	V <sub>FB</sub>			0.8		V
FB1, FB2 Bias Current ( <u>Note 7</u> )	I <sub>FB</sub>	VFB = 0.75V		0.1		μA
Soft-start Ramp Time Cycle ( <u>Note 7</u> )		SS = VDD		1.5		ms
Soft-start Charging Current (Note 7)	I <sub>SS</sub>		4	5	6	μA

# ISL8203M

**Electrical Specifications** Unless otherwise noted, the typical specifications are measured at the following conditions:  $T_A = +25$  °C,  $V_{OUT} = 1.2V$ . Boldface limits apply across internal junction temperature range, -40 °C to +125 °C. (Continued)

DADAMETED	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TVD	MAX	LINITS
	STINBUL	TEST CONDITIONS	(11018-0)	IIF		UNITS
Voltage Change for Positive Load Step	ΔV <sub>OUT-DP</sub>	Current slew rate = $1A/\mu s$ , $V_{IN} = 5V$ , $V_{OUT} = 1.2V$ , $3x22\mu F$ ceramic output capacitor				
		I <sub>OUT1</sub> = 0A to 1.5A		35		mV <sub>P-P</sub>
		I <sub>OUT2</sub> = 0A to 1.5A		35		mV <sub>P-P</sub>
Voltage Change for Negative Load Step	ΔV <sub>OUT-DP</sub>	Current slew rate = 1A/µs, V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.2V, $3x22\mu$ F ceramic output capacitor				
		I <sub>OUT1</sub> = 1.5A to 0A		45		mV <sub>P-P</sub>
		I <sub>OUT2</sub> = 1.5A to 0A		45		mV <sub>P-P</sub>
OVERCURRENT PROTECTION						
Dynamic Current Limit ON-time	tocon			17		Clock pulses
Dynamic Current Limit OFF-time	tocoff			8		SS cycle
Output Overcurrent Limit	I <sub>OUT1</sub>	V <sub>IN</sub> = 5V, V <sub>OUT1</sub> = 1.2V		4.8		Α
	I <sub>OUT2</sub>	V <sub>IN</sub> = 5V, V <sub>OUT2</sub> = 1.2V		4.8		Α
SW1, SW2 ( <u>Note 7</u> )						
SW_ Maximum Duty Cycle				100		%
PWM Switching Frequency	f <sub>Sw</sub>		0.85	1.1	1.32	MHz
Synchronization Frequency Range (Note 8)	<sup>f</sup> sync		2.64		4	MHz
Channel 1 to Channel 2 Phase Shift		Rising edge to rising edge timing		180		٥
SW Minimum On Time		SYNC = High (PWM mode)			140	ns
Soft Discharge Resistance	R <sub>DIS</sub>	EN = LOW	80	100	124	Ω
PG1, PG2 ( <u>Note 7</u> )		-				
Output Low Voltage		Sinking 1mA, VFB = 0.7V			0.32	V
PG Pin Leakage Current		$PG = V_{IN} = 6V$		0.01	0.1	μA
Internal PGOOD Threshold		Percentage of nominal regulation voltage		90		%
Delay Time (Rising Edge)		Time from V <sub>OUT</sub> reached regulation		1		ms
Internal PGOOD Delay Time (Falling Edge)				7	15	μs
EN1, EN2, SYNC ( <u>Note 7</u> )		-				
Logic Input Low					0.4	V
Logic Input High			1.5			V
SYNC Logic Input Leakage Current	ISYNC	Pulled up to 6V		0.1	1	μA
Enable Logic Input Leakage Current	I <sub>EN</sub>	Pulled up to 6V		0.1	1	μA
Thermal Shutdown				150		°C
Thermal Shutdown Hysteresis				25		°C

NOTES:

6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

7. Parameters with MIN and/or MAX limits are 100% tested for internal IC prior to module assembly, unless otherwise specified. Temperature limits established by characterization and are not production tested.

8. The operational frequency per switching channel is half of the SYNC frequency.

## **Typical Performance Characteristics**

**Efficiency**  $T_A = +25$ °C.



FIGURE 4. SINGLE CHANNEL, EN1 = HIGH, EN2 = LOW,  $V_{IN}$  = 3.3V



#### **Output Voltage Ripple** T<sub>A</sub> = +25°C.



FIGURE 8. SINGLE CHANNEL, EN1 = HIGH, EN2 = LOW,  $V_{IN}$  = 5V,  $V_{OUT}$  = 1.5V,  $I_{OUT}$  = 3A,  $C_{OUT}$  = 3x22µF CERAMIC CAPACITORS









 $I_{OUT} = 6A$ ,  $C_{OUT} = 6x22\mu$ F CERAMIC CAPACITORS

 $T_A = +25$ °C. Load current step slew rate: 1A/µs

# Typical Performance Characteristics (Continued)

#### Load Transient Response



FIGURE 10. SINGLE CHANNEL, EN1 = HIGH, EN2 = LOW, VIN = 3.3V,  $V_{OUT} = 1V$ ,  $I_{OUT} = 0A$  to 1.5A STEP,  $C_{OUT} = 3x22\mu F$ CERAMIC CAPACITORS



FIGURE 12. SINGLE CHANNEL, EN1 = HIGH, EN2 = LOW,  $V_{IN}$  = 5V, V<sub>OUT</sub> = 1.5V, I<sub>OUT</sub> = 0A to 1.5A STEP, C<sub>OUT</sub> = 3x22µF **CERAMIC CAPACITORS** 



FIGURE 14. PARALLEL SINGLE OUTPUT, VIN = 3.3V, VOUT = 1V, IOUT = 0A TO 1.5A STEP, COUT = 6x22µF CERAMIC CAPACITORS



FIGURE 11. SINGLE CHANNEL, EN1 = HIGH, EN2 = LOW, VIN = 5V, V<sub>OUT</sub> = 1V, I<sub>OUT</sub> = 0A TO 1.5A STEP, C<sub>OUT</sub> = 3x22µF CERAMIC CAPACITORS



FIGURE 13. SINGLE CHANNEL, EN1 = HIGH, EN2 = LOW, VIN = 5V, V<sub>OUT</sub> = 3.3V, I<sub>OUT</sub> = 0A TO 1.5A STEP, C<sub>OUT</sub> = 3x22µF **CERAMIC CAPACITORS** 





# Typical Performance Characteristics (Continued)

**Start-Up** T<sub>A</sub> = +25°C



**Short-Circuit Protection**  $T_A = +25$  °C, parallel single output mode,  $V_{IN} = 5V$ ,  $V_{OUT} = 1.5V$ ,  $I_{OUT} = 6A$ ,  $C_{IN} = 100\mu$ F+22 $\mu$ F ceramic capacitors,  $C_{OUT} = 6x22\mu$ F ceramic capacitors.







FIGURE 19. OUTPUT SHORT-CIRCUIT PROTECTION, HICCUP MODE











FIGURE 21. DUAL OUTPUT FOR 1.5V/3A AND 1.8V/3A







NOTES:

9. Refer to <u>"PCB Layout Recommendation" on page 14</u> for shorting SGND to PGND.

10. Refer to <u>"Output Current Sharing" on page 11</u> for external compensation components.

# **Functional Description**

#### **PWM Control Scheme**

Each channel of the ISL8203M employs the current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting, as shown in the <u>"INTERNAL BLOCK DIAGRAM" on page 2</u> and with waveforms in Figure 24. The current loop consists of the oscillator, the PWM comparator COMP, current sensing circuit, and the slope compensation for the current loop stability. The current sensing circuit consists of the resistance of the P-MOSFET when it is turned on and the current sense amplifier CSA1 (or CSA2 of Channel 2). The gain for the current sensing circuit is typically 0.2V/A. The control reference for the current loops comes from the error amplifier EAMP of the voltage loop.

The PWM operation is initialized by the clock from the oscillator. The P-channel MOSFET is turned on at the beginning of a PWM cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA1 (or CSA2 of channel 2) and the compensation slope  $(0.46V/\mu_S)$  reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the P-MOSFET and to turn on the N-channel MOSFET. The N-MOSFET stays on until the end of the PWM cycle. Figure 24 shows the typical operating waveforms during the PWM operation, where the dotted lines illustrate the sum of the compensation ramp and the current-sense amplifier output V<sub>CSA1</sub>, V<sub>EAMP</sub> represents the output of the error amplifier, and I<sub>L</sub> represents the inductor current.



FIGURE 24. PWM OPERATION WAVEFORMS

The output voltage is regulated by controlling the reference voltage to the current loop. The bandgap circuit outputs a 0.8V reference voltage to the voltage control loop. The feedback signal comes from the FB pin. The soft-start circuitry only affects the operation during start-up and will be discussed separately; please refer to <u>"Soft-Start" on page 12</u>. The voltage loop is internally compensated for the dual output mode. For parallel current sharing mode, external compensation is required.

### **Synchronization Control**

The frequency of operation can be synchronized up to 4MHz by an external signal applied to the SYNC pin. The 1st falling edge on the SYNC triggers the rising edge of the PWM ON pulse of Channel 1. The 2nd falling edge of the SYNC triggers the rising edge of the PWM ON pulse of Channel 2. This process alternates indefinitely allowing 180° out-of-phase operation between the two channels. The switching frequency per channel is half of the external signal's frequency applied to the SYNC pin. The maximum external signal frequency is limited by the SW minimum on time (140ns MAX) requirement. The maximum external signal frequency can be calculated as shown in Equation 1.

$$\frac{1}{2} \cdot \mathbf{f}_{\text{SYNC}-\text{MAX}} = \mathbf{f}_{\text{SW}-\text{MAX}} \le \frac{V_{\text{OUT}}}{V_{\text{IN}}} \cdot \frac{1}{140 \text{ ns}}$$
(EQ. 1)

where:

- f<sub>SYNC-MAX</sub> is the maximum external signal frequency
- f<sub>SW-MAX</sub> is the maximum switching frequency per channel
- V<sub>OUT</sub> is the output voltage
- VIN is the input voltage

#### **Output Current Sharing**

The ISL8203M's two channels can be paralleled for dual-phase operation in order to support a 6A output. In the parallel mode, the two channels are 180° out-of-phase, which reduces input and output voltage ripple and EMI. Connect V<sub>OUT1</sub> to V<sub>OUT2</sub>, FB1 to FB2, EN1 to EN2, PG1 to PG2 and connect a soft-start capacitor C<sub>SS</sub> from SS to SGND; refer to Figure 22. In parallel mode, external compensation network of a resistor and a capacitor is required with the typical values of 30.1k $\Omega$  and 270pF; refer to Figure 22.

Similar to the dual-phase operation, multiple modules can be paralleled for higher current capability. Connect all the modules' FB pins, COMP pins, SS pins, EN pins and PG pins; refer to Figure 23.

#### **Overcurrent Protection**

Current sense amplifiers CSA1 and CSA2 are used to monitor the two channels' internal inductor current respectively. The overcurrent protection is realized by monitoring the CSA output with the OCP threshold logic, as shown in Figure 2 on page 1. The current sensing circuit has a gain of 0.2V/A, from the P-MOSFET current to the CSA\_ output. When the CSA1 output reaches the threshold, the OCP comparator is tripped to turn off the P-MOSFET immediately. The overcurrent function protects the module from a shorted output by monitoring the current flowing through the upper MOSFETs.

Upon detection of an overcurrent condition, the upper MOSFET will be immediately turned off and will not be turned on again until the next switching cycle. Upon detection of the initial overcurrent condition, the overcurrent fault counter is set to 1 and the overcurrent condition flag is set from LOW to HIGH. If, on the subsequent cycle, another overcurrent condition is detected, the OC fault counter will be incremented. If there are 17 sequential OC fault detections, the module will shut down under an overcurrent fault condition. An overcurrent fault condition will result in the module attempting to restart in a hiccup mode with the delay between restarts being 8 soft-start periods. At the end of the eighth soft-start wait period, the fault counters are reset and soft-start is attempted again. If the overcurrent condition goes away prior to the OC fault counter reaching a count of four, the overcurrent condition flag will set back to LOW. If the negative current of the internal inductor reaches -2.5A, the module enters negative overcurrent protection. At this point, all switching stops and the module enters tri-state mode while the pull-down MOSFET discharges the output until it reaches normal regulation voltage, then the module restarts.

#### **Power-Good**

There are two independent power-good signals for each of the two outputs via the FB pins. PG1 monitors the output Channel 1 and PG2 monitors the output Channel 2. When powering up, the open-collector power-on reset output holds low for about 1ms after V<sub>OUT</sub> reaches within  $\pm 8\%$  of the preset voltage. The PG pins do not require a pull-up resistor.

#### **UVLO (Undervoltage Lock-Out)**

When the input voltage is below the undervoltage lockout (UVLO) threshold, the module is disabled. The maximum UVLO threshold is 2.85V.

#### Enable

The enable (EN) input allows the user to control the turning on or off of the module for purposes such as power-up sequencing. Each channel of the ISL8203M can be turned on or off independently through the EN pins. Once the module is enabled, there is typically a 600µs delay for waking up the bandgap reference, then the soft start-up begins.

#### Soft-Start

The ISL8203M employs an internal digital soft-start circuitry which minimizes input inrush current during the start-up. The soft-start circuitry outputs a ramp reference to both the voltage loop and the current loop. The two ramps limit the inductor current rising speed as well as the output voltage rising speed so that the output voltage rises in a controlled fashion. At the beginning of the soft-start internal, when the voltage on the FB pin is less than 0.5V, the PWM oscillator frequency is forced to half of the normal frequency. During the soft-start, the module cannot sink current, behaving as in diode emulated mode for the soft-start time.

If SS pin is tied to VIN, the soft-start time is an internally fixed 1.5ms. For parallel current sharing mode operation, connect a capacitor C<sub>SS</sub> from SS to SGND. C<sub>SS</sub> should not be larger than 33nF. This capacitor along with the internal current source of 5µA sets the soft-start time t<sub>SS</sub>, which can be calculated as shown in Equation 2.

$t_{ss}[ms] =$	0.16 · C <sub>SS</sub> [nF]	(EQ. 2)
33	33. 1	

#### **Discharge Mode**

When a transition to shutdown mode occurs, or the output undervoltage fault latch is set, the module's output discharges to PGND through an internal  $100\Omega$  switch.

#### **Power MOSFETs**

The internal power MOSFETs are optimize for best efficiency. The ON-resistance for the P-MOSFET is typically  $50m\Omega$  and the ON-resistance for the N-MOSFET is typically  $50m\Omega$ .

#### **100% Duty Cycle Operation**

The ISL8203M offers 100% duty cycle operation. When the input voltage drops to a level that the ISL8203M can no longer maintain the regulation at the output, the module completely turns on the P-MOSFET. The maximum dropout voltage under the 100% duty-cycle operation is the product of the load current and the ON-resistance of the P-MOSFET.

#### **Thermal Shutdown**

The ISL8203M offers built-in over-temperature protection. When the junction temperature reaches +150 °C, the module is completely shut down. As the temperature drops to +125 °C, the ISL8203M resumes operation by stepping through a soft-start.

# **Applications Information**

#### **Programming the Output Voltage**

The output voltage of the module is programmed by an external resistor divider between VOUT, FB, and SGND pins, as shown in <u>Figure 21</u>. The output voltage can be calculated as shown in <u>Equation 3</u>.

$$VOUT = 0.8V \cdot \left(1 + \frac{R_{FBTOP}}{R_{FBBOT}}\right)$$
(EQ. 3)

Where:

- R<sub>FBTOP</sub> is the top feedback resistor
- R<sub>FBBOT</sub> is the bottom feedback resistor

The top resistor is typically a  $100k\Omega$  value, and a 1800pF capacitor is recommended to be connected in parallel if the output capacitors are all ceramic capacitors or bulk capacitors with low ESR (equivalent series resistance). The value of the bottom resistor for different output voltages is shown in Table 1.

 TABLE 1. VALUE OF BOTTOM RESISTOR FOR DIFFERENT OUTPUT

 VOLTAGES (V<sub>OUT</sub> vs R<sub>FBBOT</sub>)

R <sub>FBTOP</sub> (kΩ)	VOUT (V)	R <sub>FBBOT</sub> (kΩ)
100	0.8	open
100	1.0	402
100	1.2	200
100	1.5	113
100	1.8	80.6
100	2.5	47.5
100	3.3	32.4

Please note that the output voltage accuracy is also dependent on the resistor accuracy of  $\mathsf{R}_{FBTOP}$  and  $\mathsf{R}_{FBBOT}$ . The user needs to select high accuracy resistors (i.e., 0.5%) in order to achieve the overall output accuracy.

#### **Input Capacitor Selection**

Low Equivalent Series Resistance (ESR) ceramic capacitance is recommended to reduce input voltage ripple and decouple between the VIN and PGND of each channel. This capacitance

reduces voltage ringing created by the switching current across parasitic circuit elements. The ceramic capacitors should be placed as closely as possible to the module pins. A minimum of 22µF ceramic capacitance for each channel is recommended.

A bulk input capacitance may also be needed if the input source does not have enough output capacitance. A typical value of bulk input capacitor is  $100\mu$ F. In such conditions, this bulk input capacitance can supply the current during output load transient conditions.

#### **Output Capacitor Selection**

Ceramic capacitors are typically used as the output capacitors for the ISL8203M. A minimum output capacitance of  $2x22\mu$ F per phase is recommended. Bulk output capacitors that have adequately low Equivalent Series Resistance (ESR), such as low ESR polymer capacitors or a low ESR tantalum capacitor, may also be used in combination with the ceramic capacitors, depending on the output voltage ripple and transient requirements.

#### **Thermal Consideration and Current Derating**

Experimental power loss data (Figures 25 and 26), along with  $\theta_{JA}$  from thermal modeling analysis, can be used as a guide for thermal consideration for the module. The ISL8203M's thermally enhanced package offers typical junction to ambient thermal resistance  $\theta_{JA}$  of approximately 15°C/W at natural convection (13°C/W with 200LFM airflow) with a typical 4-layer PCB board. The derating curves (Figures 27 through 31) are derived from the maximum power dissipation allowed, while maintaining the junction temperature below a maximum junction temperature of +120°C; the derating curves take into consideration the increased power dissipation at elevated ambient temperatures. The maximum +120°C junction temperature is recommended for the module to load the current consistently and it provides the 5°C margin of safety from the rated junction temperature of +125°C.

All the derating curves are obtained based on tests on the ISL8203MEVAL2Z evaluation board (Refer to <u>AN1941</u>, "ISL8203MEVAL2Z Dual 3A/Single 6A Evaluation Board Set-Up Procedure"). If necessary, the customer can adjust the margin of safety according to the real application. In the actual application, other heat sources and design margins should be considered.



#### T<sub>A</sub> = +25°C

#### **Power Loss Curves**

3.0

2.5

20

1.5

1.0

0.5

0

POWER LOSS (S)

LOAD CURRENT (A) FIGURE 25. POWER LOSS AT V<sub>IN</sub> = 5V, PARALLEL SINGLE OUTPUT,  $T_A = +25$  °C

3

2

/OUT = 3.3

= 1V

5

Vout

4

### **Derating Curves**



FIGURE 27. DERATING CURVES AT VIN = 5V, VOUT = 1V



FIGURE 29. DERATING CURVES AT  $V_{IN}$  = 3.3V,  $V_{OUT}$  = 1V

#### **PCB Layout Recommendation**

To achieve stable operation, low losses and good thermal performance, some layout considerations are necessary (Figure 31).

- Use large copper areas for power path (VIN1, VIN2, SGND, PGND, VOUT1, VOUT2) to minimize conduction loss and thermal stress. Also, it is recommended to use multiple vias to connect the power planes in different layers. Use at least 5 vias on the SGND pad 23 connected to SGND plane(s) for the best thermal relief.
- Use a separate SGND ground copper area for components connected to signal ground pins. Connect SGND pad 23 to PGND pin 4 at a single location and SGND pad 23 to PGND pin 9 at a single location.
- The switching node of the module, the SW pins and the traces connected to the pins are very noisy. Keep these pads under the module. For noise sensitive applications, it is recommended to keep the SW pads only on the top and inner



FIGURE 28. DERATING CURVES AT VIN = 5V, VOUT = 3.3V



FIGURE 30. DERATING CURVES AT V<sub>IN</sub> = 3.3V, V<sub>OUT</sub> = 2.5V

layers of the PCB. Do not expose the SW pads to the outside on the bottom layer of the PCB.

- Avoid routing noise-sensitive signal traces such as FB1, FB2, and COMP near the noisy SW pins.
- The feedback network should be placed as close as possible to the FB pins, and far away from the SW pins.
- Place high frequency ceramic capacitors between VIN, VOUT and PGND, as close to the module as possible in order to minimize high frequency noise. Place several vias close to the ceramic capacitors. The ground terminal of the input capacitors and output capacitors should be placed as close as possible.

# **Package Description**

The ISL8203M is integrated into a quad flat-pack no-lead package (QFN). This package has such advantages as good thermal and electrical conductivity, low weight and small size. The QFN package is applicable for surface mounting technology and is becoming more common in the industry. The ISL8203M is a copper leadframe based package with exposed copper thermal pads, which have good electrical and thermal conductivity. The copper leadframe and multicomponent assembly are overmolded with polymer mold compound to protect these devices.



FIGURE 31. RECOMMENDED LAYOUT

The package outline, typical PCB layout pattern, and typical stencil pattern design are shown in the L23.6.5x9 <u>"Package</u> <u>Outline Drawing" on page 17</u>. <u>TB493</u> shows typical reflow profile parameters. These guidelines are general design rules. Users can modify parameters according to specific applications.

#### **PCB Layout Pattern Design**

The bottom of ISL8203M is a leadframe footprint, which is attached to the PCB by surface mounting. The PCB layout pattern is shown in the L23.6.5x9 <u>"Package Outline Drawing" on</u> <u>page 17</u>. The PCB layout pattern is essentially 1:1 with the QFN exposed pad and the I/O termination dimensions, except that the PCB lands are slightly longer than the QFN terminations by about 0.2mm (0.4mm max). This extension allows for solder filleting around the package periphery and ensures a more complete and inspectable solder joint. The thermal lands on the PCB layout should match 1:1 with the package exposed die pads.

#### **Thermal Vias**

A grid of 1.0mm to 1.2mm pitched thermal vias, which drops down and connects to buried copper planes, should be placed under the thermal land. The vias should be about 0.3mm to 0.33mm in diameter, with the barrel plated to about 2.0 ounce copper. Although adding more vias (by decreasing pitch) improves thermal performance, it also diminishes results as more vias are added. Use only as many vias as are needed for the thermal land size and as your board design rules allow.

#### **Stencil Pattern Design**

Reflowed solder joints on the perimeter I/O lands should have about a  $50\mu$ m to  $75\mu$ m (2mil to 3mil) standoff height. The solder paste stencil design is the first step in developing optimized, reliable solder joins. The stencil aperture size to land size ratio should typically be 1:1. Aperture width may be reduced slightly to help prevent solder bridging between adjacent I/O lands.

To reduce solder paste volume on the larger thermal lands, an array of smaller apertures instead of one large aperture is recommended. The stencil printing area should cover 50% to 80% of the PCB layout pattern. Consider the symmetry of the whole stencil pattern when designing the pads.

A laser-cut, stainless-steel stencil with electropolished trapezoidal walls is recommended. Electropolishing smooths the aperture walls, resulting in reduced surface friction and better paste release, which reduces voids. Using a trapezoidal section aperture (TSA) also promotes paste release and forms a brick-like paste deposit, which assists in firm component placement.

#### **Reflow Parameters**

Due to the low mount height of the QFN, "No Clean" Type 3 solder paste, per ANSI/J-STD-005, is recommended. Nitrogen purge is also recommended during reflow. A system board reflow profile depends on the thermal mass of the entire populated board, so it is not practical to define a specific soldering profile just for the QFN. The profile given in <u>TB493</u> is provided as a guideline to customize for varying manufacturing practices and applications.

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
January 19, 2015	FN8661.3	Updated "Package Outline Drawing" on page 17 with latest revision. Corrected/updated recommended PCB land pattern and added recommended stencil patterns.
August 28, 2014	FN8661.2	Added to sentence that is under <u>"Programming the Output Voltage" on page 12</u> after "in parallel.", which reads "if the output capacitors are all ceramic capacitors or bulk capacitors with low ESR (equivalent series resistance)." Replaced Schematics on <u>page 1</u> and <u>page 10</u> . <u>Figure 2</u> , added the XYZ dimension on the picture (9.0mmx6.5mmx1.83mm. <u>Figure 23</u> , changed the "113k" resistor to "200k".
July 23, 2014	FN8661.1	Added Evaluation Board to "Ordering Information" on page 4.
June 23, 2014	FN8661.0	Initial Release

# **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see <u>www.intersil.com/en/products.html</u>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

### **Package Outline Drawing**

#### L23.6.5x9

23 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 10/14





#### NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to ASMEY 14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal  $\pm$  0.05.
- A Tiebar shown (if present) is a non-functional feature.
- 5. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 6. Lead pitches not centered in "y" direction.





STENCIL PATTERN WITH 23 MOSLP TOP VIEW



STENCIL PATTERN WITH 23 MOSLP TOP VIEW



TYPICAL RECOMMENDED LAND PATTERN

FN8661.3 January 19, 2015



# Authorized Distribution Brand :



## Website :

Welcome to visit www.ameya360.com

# Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
  - Direct +86 (21) 6401-6692
  - Email amall@ameya360.com
  - QQ 800077892
  - Skype ameyasales1 ameyasales2

# > Customer Service :

Email service@ameya360.com

# > Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com