

Data sheet acquired from Harris Semiconductor SCHS020C – Revised October 2003

# CMOS Hex Buffers/Converters

High-Voltage Types (20-Volt Rating)

Inverting Type: CD4009UB Non-Inverting Type: CD4010B

■ CD4009UB and CD4010B Hex Buffer/Converters may be used as CMOS to TTL or DTL logic-level converters or CMOS high-sink-current drivers.

The CD4049UB and CD4050B are preferred hex buffer replacements for the CD4009UB and CD4010B, respectively, in all applications except multiplexers. For applications not requiring high sink current or voltage conversion, the CD4069UB Hex Inverter is recommended.

The CD4009UB and CD4010B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shink small-outline packages (PW and PWR suffixes).


# CD4009UB, CD4010B Types

#### Features:


- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings


#### Applications:


- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMOS high-to-low logic-level converter
- Multiplexer 1 to 6 or 6 to 1



#### **TERMINAL ASSIGNMENTS**










Fig. 3 — Minimum and maximum voltage transfer characteristics—CD4009UB.




Fig. 1 — Schematic diagram of CD4009UB— 1 of 6 identical stages.





Fig. 2 — Schematic diagram of CD40108— 1 of 6 identical stages.



#### CD4009UB, CD4010B Types

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHADAOTEDIOTIC	Li		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA = Full		1	
Package Temperature Range), VDD	3	18	V
Vcc*	3	V <sub>DD</sub>	1
Input Voltage Range (V <sub>I</sub> )	Vcc*	V <sub>DD</sub>	V

<sup>\*</sup>The CD4009UB and CD4010B have high-to-low level voltage conversion capability but not low-to-high level, therefore it is recommended that  $V_{DD} > V_I > V_{CC}$ .




Fig. 4 — Typical voltage transfer characteristics as function of temp.—CD4009UB.




Fig. 5 – Minimum and maximum voltage transfer characteristics (V<sub>DD</sub>=5)-CD4010B.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC		NDITI									
	Vo	VIN	$V_{DD}$	-55	-40	+85	+125		+25		
	(V)	(V)	(V)					Min.	Тур.	Max.	
Quiescent	_	0,5	5	_1	1	30	30		0.02	1	
Device		0,10	10	2	2	60	60	_	0.02	2	
Current, I <sub>DD</sub>		0,15	15	4	4	120	120		0.02	4	μΑ
Max.	_	0,20	20	20	20	600	600		0.04	20	
Output Low	0.4	0,5	4.5	3.2	3.1	2.1	1.8	2.6	3.4		
(Sink)	0.4	0,5	5	3.75	3.6	2.4	2.1	3	4		
Current	0.5	0,10	10	10	9.6	6.4	5.6	8	10		
IOL Min.	1.5	0,15	15	30	40	19	16	24	36		mA
Output High	4.6	0,5	5	-0.25	-0.23	-0.18	-0.15	-0.2	-0.4		111/4
(Source)	2.5	0,5	5	-1	-0.9	-0.65	-0.58	0.8	-1.6		
Current	9.5	0,10	10	-0.55	-0.5	-0.38	-0.33	-0.45	-0.9	_	
I <sub>OH</sub> Min.	13.5	0,15	15	-1.65	-1.6	-1.25	-1.1	-1.5	-3		
Output Voltage:	_	0,5	5		0.0	05		_	0	0.05	
Low-Level,	_	0,10	10		0.0	05			0	0.05	
VOL Max.	_	0,15	15		0.0	05		_	0	0.05	
Output Voltage:	-	0,5	5		4.9	95		4.95	5	_	V
High-Level,		0,10	10		9.9	95		9.95	10	_	
V <sub>OH</sub> Min.	-	0,15	15		14.	.95		14.95	15	_	
Input Low	4.5		5			1		_		1	
Voltage:	9	_	10			2	-			2	
V <sub>IL</sub> Max.	13.5		15								
CD4009UB	13.5		13			.5		_		2.5	
Input Low Voltage:	0.5	_	5		1	1.5		_	_	1.5	
Vil Max.	1		10			3				3	
CD4010B	1,5		15			4		-	-	4	
Input High	0.5		5		•	4		4			V
Voltage:	1		10			8		8			
V <sub>IH</sub> Min.	1.5		15	12.5				12.5		-	
CD4009UB				-				12.5			
Input High Voltage:	4.5	<del></del>	5	***	3	3.5		3.5	-	. —	
	9	-	10			7		. 7		_	
V <sub>IH</sub> Min. CD4010B	13.5	-	15		1	1		11	_	-	
Input Current, I <sub>[N]</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ




Fig. 6 – Minimum and maximum voltage transfer characteristics ( $V_{DD}$ =10)—CD4010B.




Fig. 7 — Minimum and maximum voltage transfer characteristics (V<sub>DD</sub>=15)—CD4010B.

#### CD4009UB, CD4010B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A$ =25°C; Input $t_r$ , $t_f$ =20 ns, $C_L$ =50 pF, $R_L$ =200 $K\Omega$

		ONDITION	s		IITS PKGS		
CHARACTERISTIC	V <sub>DD</sub>	V <sub>I</sub> (V)	Vcc (V)	TYP.	MAX.	UNIT	
Propagation Delay Time: Low-to-High, tPLH	5	5	5	70	140		
cow-to-riight, tPEH	10	10	10	40	80	1	
CD4009UB	10	10	5	35	70	ns	
0010000	15	15	15	30	60	""	
	15	15	5	30	60	-	
	5	5	5	100	200		
	10	10	10	50	100	1	
CD4010B	10	10	5	50	100	ns	
0040100	15	15	15	35	70	113	
	15	15	5	35	70		
High-to-Low, tPHL	5	5	5	30	60		
mgir to com, trail	10	10	10	20	40		
CD4009UB	10	10	5	15	30	ns	
CD40090B	15	15	15	15	30	115	
	15	15	5	10	20		
-	5	5	5	65	130		
	10	10	10	35	70		
CD4010B	10	10	5	30	70		
0040108	15	15	15	25	50	ns	
	15	15	5	20	40		
Transition Time:			<u> </u>		70		
Low-to-High, tTLH	5	5	5	150	350		
	10	10	10	75	150	ns	
	15	15	15	56	110		
High-to-Low, tTHL	5	5	5	35	70		
	10	10	10	20	40	ns	
	15	15	15	15	30		
Input Capacitance, C <sub>IN</sub> CD4009UB	-	_	-	15	22.5		
CD4010B	-	_	_	5	7.5	pF	




Fig. 11 — Typical output high (source) current characteristics,




Fig. 12 — Minimum output high (source) current characteristics.




Fig. 8 — Typical voltage transfer characteristics as a function of temperature—CD4010B.




Fig. 9 — Typical output low (sink) current characteristics.




Fig. 10 — Minimum output low (sink) current characteristics.




Fig. 13 — Typical low-to-high propagation delay time vs. load capacitance (CD4009UB).




Fig. 14 — Typical high-to-low propagation delay time vs. load capacitance (CD4009UB).




Fig. 15 — Typical low-to-high propagation delay time vs. load capacitance (CD4010B).




Fig. 16 — Typical high-to-low propagation delay time vs. load capacitance (CD40108).




Fig. 17 — Typical low-to-high transition time vs. load capacitance.




Fig. 18 — Typical high-to-low transition time vs. load capacitance.




Fig. 19 — Typical dissipation characteristics.





Fig. 20 — Quiescent device current test circuit,

Fig. 21 — Noise immunity test circuit.



NOTE:

MEASURE INPUTS
SEQUENTIALLY,
TO BOTH YOD AND VSS
CONNECT ALL UNUSED
RIPUTS TO EITHER

VOO OR VSS:

Fig. 22 - Input current test circuit.

Dimensions in parentheses are in millimeters and are derived from the besic inch dimensions as indicated, Grid Graduations Are In Mils ( $10^{-3}$  Inch)

Photograph of chip for CD4009UB. Dimensions and pad layout for CD4010B are identical.





11-Jul-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
89264UKB3T	OBSOLETE	CFP	WR	16	٦.,	TBD	Call TI	Call TI	-55 to 125	(4/3)	
CD4009UBE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4009UBE	Sample
CD4009UBEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4009UBE	Samples
CD4009UBF	LIFEBUY	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4009UBF	
CD4009UBF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4009UBF3A	Samples
CD4009UBM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4009UBM	Samples
CD4009UBMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4009UBM	Samples
CD4009UBMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4009UBM	Samples
CD4009UBPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM009UB	Samples
CD4010BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4010BE	Samples
CD4010BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4010BE	Samples
CD4010BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4010BF	Samples
CD4010BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4010BF3A	Samples
CD4010BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010BM	Samples
CD4010BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010BM	Samples
CD4010BM96E4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD4010BM96G4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		
CD4010BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010BM	Samples
CD4010BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010BM	Samples



www.ti.com

#### PACKAGE OPTION ADDENDUM

11-Jul-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4010BNSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010B	Samples
CD4010BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM010B	Samples
CD4010BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM010B	Samples
CD4010BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM010B	Samples
CD4010BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM010B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



#### PACKAGE OPTION ADDENDUM

11-Jul-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4009UB, CD4009UB-MIL, CD4010B, CD4010B-MIL:

Catalog: CD4009UB, CD4010B

www.ti.com

Automotive: CD4010B-Q1, CD4010B-Q1

Military: CD4009UB-MIL, CD4010B-MIL

#### NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


#### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

All ullilerisions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4009UBPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4010BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4010BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4010BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4009UBPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4010BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4010BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4010BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























## Website:

Welcome to visit www.ameya360.com

## Contact Us:

## > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

## > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

## Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com