











TCA8418

SCPS215D - SEPTEMBER 2009-REVISED JULY 2014

I²C Controlled Keypad Scan IC With Integrated ESD Protection

Description

- Operating Power-Supply Voltage Range of 1.65 V
- Supports QWERTY Keypad Operation Plus GPIO Expansion
- 18 GPIOs Can Be Configured into Eight Inputs and Ten Outputs to Support an 8 x 10 Keypad Array (80 Buttons)
- ESD Protection Exceeds JESD 22 on all 18 GPIO Pins and non GPIO pins
 - 2000-V Human Body Model (A114-A)
 - 1000-V Charged Device Model (C101)
- Low Standby (Idle) Current Consumption: 3 µA
- Polling Current Drain 70 µA for One Key Pressed
- 10 Byte FIFO to Store 10 Key Presses and Releases
- Supports 1-MHz Fast Mode Plus I²C Bus
- Open-Drain Active-Low Interrupt Output, Asserted when Key is Pressed and Key is Released
- Minimum Debounce Time of 50 µs
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the SCL and SDA Inputs: Typical V_{hys} at 1.8 V is
- Latch-Up Performance Exceeds 200 mA Per JESD 78, Class II
- Very Small Packages
 - WCSP (YFP): 2 mm x 2 mm; 0.4 mm pitch
 - QFN (RTW): 4 mm x 4 mm; 0.5 mm pitch

2 Applications

- **Smart Phones**
- **PDAs**
- **GPS Devices**
- MP3 Players
- **Digital Cameras**

Description

The TCA8418 is a keypad scan device with integrated ESD protection. It can operate from 1.65 V to 3.6 V and has 18 general purpose inputs/outputs (GPIO) that can be used to support up to 80 keys via the I²C interface [serial clock (SCL), serial data (SDA)].

The key controller includes an oscillator that debounces at 50 µs and maintains a 10 byte FIFO of key-press and release events which can store up to 10 keys with overflow wrap capability. An interrupt (INT) output can be configured to alert key presses and releases either as they occur, or at maximum rate. Also, for the YFP package, a CAD_INT pin is included to indicate the detection of CTRL-ALT-DEL (i.e., 1, 11, 21) key press action.

The major benefit of this device is it frees up the processor from having to scan the keypad for presses and releases. This provides power and bandwidth savings. The TCA8418 is also ideal for usage with processors that have limited GPIOs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
T040440	WQFN (24)	4.00 mm × 3.00 mm		
TCA8418	DSBGA (25)	1.97 mm × 1.97 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

RTW PACKAGE (TOP VIEW)






Table of Contents

	Description	0	Detailed Description	4.5
1	Description 1	8	Detailed Description	
2	Applications 1		8.1 Functional Block Diagram	15
3	Description 1		8.2 Feature Description	15
4	Revision History2		8.3 Device Functional Modes	15
5	Pin Configuration and Functions		8.4 Register Map	17
6	Specifications4		8.5 Bus Transactions	26
•	6.1 Absolute Maximum Ratings 4	9	Application and Implementation	28
	6.2 Handling Ratings		9.1 Application Information	28
	6.3 Recommended Operating Conditions		9.2 Typical Application	29
	6.4 Thermal Information	10	Power Supply Recommendations	30
	6.5 Electrical Characteristics 5		10.1 Power-On Reset Requirements	30
	6.6 I ² C Interface Timing Requirements	11	Device and Documentation Support	33
	6.7 Reset Timing Requirements		11.1 Trademarks	
	6.8 Switching Characteristics		11.2 Electrostatic Discharge Caution	33
	6.9 Keypad Switching Characteristics		11.3 Glossary	33
	6.10 Typical Characteristics	12	Mechanical, Packaging, and Orderable	
7	Parameter Measurement Information 11		Information	33
•	i didiliotor inododi omoni information			

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (May 2014) to Revision D	Page
Changed "Debounce Disable" to "Debounce control"	
Changed "0: enabled" to "0: debounce enabled"	
Changed "1: disabled to" to "1: debounce disabled"	
Changed Debounce disable to Debounce control.	24
Changed "0:enabled" to "0: debounce enabled"	24
Changed "1:disabled" to "1: debounce disabled"	24
Changes from Revision B (March 2010) to Revision C	Page
Added CAD Interrupt Errata section	25

Added Overflow Errata section. 26
Added Keylock Timer Errata section 29



5 Pin Configuration and Functions





Pin Functions

TERMINAL					
	N	10.	TYPE	DESCRIPTION	
NAME QFN WCSP (RTW) (YFP)		1116	DESCRIPTION		
ROW7	1	A1	I/O	GPIO or row 7 in keypad matrix	
ROW6	2	B1	I/O	GPIO or row 6 in keypad matrix	
ROW5	3	C1	I/O	GPIO or row 5 in keypad matrix	
ROW4	4	D1	I/O	GPIO or row 4 in keypad matrix	
ROW3	5	E1	I/O	GPIO or row 3 in keypad matrix	
ROW2	6	A2	I/O	GPIO or row 2 in keypad matrix	
ROW1	7	C2	I/O	GPIO or row 1 in keypad matrix	
ROW0	8	D2	I/O	GPIO or row 0 in keypad matrix	
COL0	9	E2	I/O	GPIO or column 0 in keypad matrix	
COL1	10	А3	I/O	GPIO or column 1 in keypad matrix	
COL2	11	В3	I/O	GPIO or column 2 in keypad matrix	
COL3	12	C3	I/O	GPIO or column 3 in keypad matrix	
COL4	13	D3	I/O	GPIO or column 4 in keypad matrix	
COL5	14	E3	I/O	GPIO or column 5 in keypad matrix	
COL6	15	A4	I/O	GPIO or column 6 in keypad matrix	
COL7	16	B4	I/O	GPIO or column 7 in keypad matrix	
COL8	17	C4	I/O	GPIO or column 8 in keypad matrix	
COL9	18	D4	I/O	GPIO or column 9 in keypad matrix	
GND	19	E4	-	Ground	
RESET	20	A5	I	Active-low reset input. Connect to V _{CC} through a pullup resistor, if no active connection is used.	
V _{CC}	21	B5	Pwr	Supply voltage of 1.65 V to 3.6 V	
SDA	22	C5	I/O	Serial data bus. Connect to V _{CC} through a pullup resistor.	
SCL	23	D5	I	Serial clock bus. Connect to V _{CC} through a pullup resistor.	
ĪNT	24	E5	0	Active-low interrupt output. Open drain structure. Connect to V _{CC} through a pullup resistor.	
CAD_INT	-	B2	0	Active-low interrupt hardware output for 3-key simultaneous press-event. Open drain structure. Connect to V_{CC} through a pullup resistor.	



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V_{CC}	Supply voltage range			-0.5	4.6	V	
VI	Input voltage range (2)			-0.5	4.6	V	
.,	Voltage range applied to any output in the high-impedance or power-off state (2)			-0.5	4.6	V	
Vo	Output voltage range in the high or low state (2)				4.6	V	
I _{IK}	Input clamp current	V _I < 0	V _I < 0			mA	
I _{OK}	Output clamp current	V _O < 0			±20	mA	
	Continuous sutput Lour surrent	P port, SDA	V O to V		50		
I _{OL}	Continuous output Low current	ĪNT	$V_O = 0$ to V_{CC}		25	mA	
I _{OH}	Continuous output High current	P port	$V_O = 0$ to V_{CC}		50		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range			150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	\/
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{CC}	Supply voltage		1.65	3.6	V
V _{IH}	High-level input voltage	SCL, SDA, ROW0-7, COL0-9, RESET	0.7 × V _{CC}	3.6	V
V_{IL}	Low-level input voltage	SCL, SDA, ROW0-7, COL0-9, RESET	-0.5	$0.3 \times V_{CC}$	V
I _{OH}	High-level output current	ROW0-7, COL0-9		10	mA
I _{OL}	Low-level output current	ROW0-7, COL0-9		25	mA
T _A	Operating free-air temperature		-40	85	°C

6.4 Thermal Information

	TCA8418	
THERMAL METRIC ⁽¹⁾	RTW	UNIT
	24 PINS	
R _{θJA} Junction-to-ambient thermal resistance	37.8	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

over recommended operating free-air temperature range, $V_{CC} = 1.65 \text{ V}$ to 3.6 V (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS		V _{CCP}	MIN	TYP	MAX	UNIT
V _{IK}	Input diode clamp voltage	I _I = -18 mA			1.65 V to 3.6 V	-1.2			V
V_{POR}	Power-on reset voltage	$V_I = V_{CCP}$ or GND,	I _O = 0		1.65 V to 3.6 V		1	1.4	V
		$I_{OH} = -1 \text{ mA}$			1.65 V	1.25			
					1.65 V	1.2			
		$I_{OH} = -8 \text{ mA}$			2.3 V	1.8			
V_{OH}	ROW0–7, COL0–9 high-level output voltage				3 V	2.6			V
	output voltage				1.65 V	1.1			
		$I_{OH} = -10 \text{ mA}$			2.3 V	1.7			
					3 V	2.5			
		I _{OL} = 1 mA			1.65 V			0.4	
					1.65 V			0.45	
		$I_{OL} = 8 \text{ mA}$			2.3 V			0.25	
V_{OL}	ROW0–7, COL0–9 low-level output voltage				3 V			0.25	V
	output voltage				1.65 V			0.6	
		I _{OL} = 10 mA		2.3 V			0.3		
									0.25
	SDA	V _{OL} = 0.4 V	$V_{OL} = 0.4 V$			3			m Λ
l _{OL}	INT and CAD_INT	V _{OL} = 0.4 V	1.65 V to 3.6 V	3			mA		
I	SCL, SDA, ROW0-7, COL0-9, RESET	V _I = V _{CCI} or GND			1.65 V to 3.6 V			1	μΑ
r _{INT}	ROW0-7, COL0-9						105		kΩ
			f _{SCL} = 0 kHz	Oscillator				10	
				OFF	1.65 V to 3.6 V	V			
				Oscillator ON				18	
			$f_{SCL} = 400 \text{ kHz}$		1.65 V			50	
		V _I on SDA,	15CL = 400 KI 12	1 key press	3.6 V			90	
		ROW0-7,	f _{SCL} = 1 MHz	1 Key press	1.65 V			65	
I_{CC}		COL0–9 = V_{CC} or GND,	ISCL = 1 WITE		3.6 V			153	μΑ
		$I_0 = 0, I/O =$	$f_{SCL} = 400 \text{ kHz}$	GPI low				55	
		inputs,	f _{SCL} = 1 MHz	(pullup enable) ⁽¹⁾				65	
			f _{SCL} = 400 kHz	GPI low	1.65 V to 3.6 V			15	
			f _{SCL} = 1 MHz	(pullup disable)	1.03 V to 3.0 V			24	
			$f_{SCL} = 400 \text{ kHz}$	1 GPO				55	
			f _{SCL} = 1 MHz	active				65	
Cī	SCL	$V_I = V_{CCI}$ or GND			1.65 V to 3.6 V		6	8	pF
	SDA	$V_{IO} = V_{CC}$ or GND			1.65 V to 3.6 V		10	12.5	ηE
C_{io}	ROW0-7, COL0-9	AIO = ACC OL GIAD			1.00 V 10 3.6 V	-	5	6	pF

⁽¹⁾ Assumes that one GPIO is enabled.



6.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 16)

		STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		FAST MODE PLUS (FM+) I ² C BUS		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency	0	100	0	400	0	1000	kHz
t _{sch}	I ² C clock high time	4		0.6		0.26		μs
t _{scl}	I ² C clock low time	4.7		1.3		0.5		μs
t _{sp}	I ² C spike time		50		50		50	ns
t _{sds}	I ² C serial data setup time	250		100		50		ns
t _{sdh}	I ² C serial data hold time	0		0		0		ns
t _{icr}	I ² C input rise time		1000	20 + 0.1C _b ⁽¹⁾	300		120	ns
t _{icf}	I ² C input fall time		300	20 + 0.1C _b ⁽¹⁾	300		120	ns
t _{ocf}	I ² C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C _b ⁽¹⁾	300		120	μs
t _{buf}	I ² C bus free time between Stop and Start	4.7		1.3		0.5		μs
t _{sts}	I ² C Start or repeater Start condition setup time	4.7		0.6		0.26		μs
t _{sth}	I ² C Start or repeater Start condition hold time	4		0.6		0.26		μs
t _{sps}	I ² C Stop condition setup time	4		0.6		0.26		μs
t _{vd(data)}	Valid data time; SCL low to SDA output valid		1		0.9		0.45	μs
t _{vd(ack)}	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1		0.9		0.45	μs

⁽¹⁾ C_b = total capacitance of one bus line in pF

6.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 19)

		STANDARD MODE, FAST MODE, FAST MODE PLUS (FM+) I ² C BUS	UNIT
		MIN MA	X
t _W	Reset pulse duration	120 ⁽¹⁾	μs
t _{REC}	Reset recovery time	120 ⁽¹⁾	μs
t _{RESET}	Time to reset	120 ⁽¹⁾	μs

⁽¹⁾ The GPIO debounce circuit uses each GPIO input which passes through a two-stage register circuit. Both registers are clocked by the same clock signal, presumably free-running, with a nominal period of 50uS. When an input changes state, the new state is clocked into the first stage on one clock transition. On the next same-direction transition, if the input state is still the same as the previously clocked state, the signal is clocked into the second stage, and then on to the remaining circuits. Since the inputs are asynchronous to the clock, it will take anywhere from zero to 50 μsec after the input transition to clock the signal into the first stage. Therefore, the total debounce time may be as long as 100 μsec. Finally, to account for a slow clock, the spec further guard-banded at 120 μsec.



6.8 Switching Characteristics

	PARAMETER			то	STANDARD MODE, FAST MODE, FAST MODE PLUS (FM+) I ² C BUS		UNIT
					MIN	MAX	
		Key event or Key unlock or Overflow			20	60	
t _{IV}	Interrupt valid time	GPI_INT with Debounce_DIS_Low	ROW0–7, COL0–9		40	120	μs
		GPI_INT with Debounce_DIS_High			10	30	
		CAD_INT		INT, CAD_INT	20	60	
	Interrupt react delay time		SCL	ĪNT		200	20
t _{IR}	Interrupt reset delay time		SCL	CAD_INT		200	ns
t _{PV}	t _{PV} Output data valid		SCL	ROW0-7, COL0-9		400	ns
t _{PS}	Input data setup time		P port	SCL	0		ns
t _{PH}	Input data hold time		P port	SCL	300		ns


6.9 Keypad Switching Characteristics

PARAMETER	STANDARD MODE, FAST MODE, FAST MODE PLUS (FM+) I ² C BUS	UNIT
	MIN MAX	
Key press to detection delay	25	μs
Key release to detection delay	25	μs
Keypad unlock timer	7	S
Keypad interrupt mask timer	31	S
Debounce	60	ms



6.10 Typical Characteristics

 $T_A = 25$ °C (unless otherwise noted)




Submit Documentation Feedback



Typical Characteristics (continued)


 $T_A = 25$ °C (unless otherwise noted)






Typical Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)






7 Parameter Measurement Information



SDA LOAD CONFIGURATION



VOLTAGE WAVEFORMS


BYTE	DESCRIPTION
1	I ² C address
2	Input register port data

- A. C_L includes probe and jig capacitance. t_{ocf} is measured with C_L of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 16. I²C Interface Load Circuit And Voltage Waveforms



Parameter Measurement Information (continued)



INTERRUPT LOAD CONFIGURATION




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_r/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 17. Interrupt Load Circuit And Voltage Waveforms




Parameter Measurement Information (continued)



P-PORT LOAD CONFIGURATION



WRITE MODE $(R/\overline{W} = 0)$




- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from 0.7 x V_{CC} on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_r/t_f \leq$ 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 18. P Port Load Circuit And Timing Waveforms




Parameter Measurement Information (continued)



SDA LOAD CONFIGURATION

P-PORT LOAD CONFIGURATION



- A. C₁ includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 19. Reset Load Circuits And Voltage Waveforms

Submit Documentation Feedback



8 Detailed Description

8.1 Functional Block Diagram




Figure 20. Logic Diagram (Positive Logic)

8.2 Feature Description

At power on, the GPIOs (ROW0–7 and COL0–9) are configured as inputs with internal 100-k Ω pullups enabled. However, the system master can enable the GPIOs to function as inputs, outputs or as part of the keypad matrix. GPIOs not used for keypad control can be used to support other control features in the application.

ROW7–ROW0 are configured as inputs in GPIO mode with a push-pull structure, at power-on. In keyscan mode, each has an open-drain structure with a $100-k\Omega$ pullup resistor and is used as an input.

COL9-COL0 are configured as inputs in GPIO mode with a push-pull structure, at power on. In keyscan mode, each has an open-drain structure and is used as an output.

The system master can reset the TCA8418 in the event of a timeout or other improper operation by asserting a low in the /RESET input, while keeping the V_{CC} at its operating level.

The open-drain interrupt ($\overline{\text{INT}}$) output is used to indicate to the system master that an input state (GPI or ROWs) has changed. $\overline{\text{INT}}$ can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote input can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the TCA8418 can remain a simple slave device.

The TCA8418 has key lock capability, which can trigger an interrupt at key presses and releases, if selected

8.3 Device Functional Modes

8.3.1 RESET Input

A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin low for a minimum of t_W . The TCA8418 registers and $I^2\text{C/SMBus}$ state machine are changed to their default state once $\overline{\text{RESET}}$ is low (0). When $\overline{\text{RESET}}$ is high (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pull-up resistor to VCC, if no active connection is used.

The power-on reset puts the registers in their default state and initializes the I²C/SMB<u>us state</u> machine. The RESET pin causes the same reset/initialization to occur without depowering the part. The RESET pin can also be used as a shutdown pin, if the phone is closed.



Device Functional Modes (continued)

8.3.2 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the TCA8418 in a reset condition until V_{CC} reaches V_{POR} . At that time, the reset condition is released, and the TCA8418 registers and $I^2C/SMBus$ state machine initialize to their default states. After that, V_{CC} must be lowered below 0.2 V and back up to the operating voltage for a power-reset cycle.

8.3.3 Interrupt Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv} , the signal \overline{INT} is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as \overline{INT} .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the input port register.

The INT output has an open-drain structure and requires a pullup resistor to V_{CC} depending on the application. If the INT signal is connected back to the processor that provides the SCL signal to the TCA64xxA, then the INT pin has to be connected to V_{CC} . If not, the INT pin can be connected to V_{CCP} .

For more information on the interrupt output feature, see *Control Register and Command Byte* and Typical Applications.

8.3.3.1 50 Micro-Second Interrupt Configuration

The TCA8418 provides the capability of deasserting the interrupt for 50 µs while there is a pending event. When the INT_CFG bit in Register 0x01 is set, any attempt to clear the interrupt bit while the interrupt pin is already asserted results in a 50 µs deassertion. When the INT_CFG bit is cleared, processor interrupt remains asserted if the host tries to clear the interrupt. This feature is particularly useful for software development and edge triggering applications.

8.3.4 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see Figure 21). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must not be changed between the Start and the Stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 22).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 21).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 23). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.



Device Functional Modes (continued)

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 21. Definition Of Start And Stop Conditions




Figure 22. Bit Transfer




Figure 23. Acknowledgment On The I²C Bus

8.4 Register Map

8.4.1 Device Address

The address of the TCA8418 is shown in .

DVTE		BIT									
BYTE	7 (MSB)	6	5	4	3	2	1	0 (LSB)			
I ² C slave address	0	1	1	0	1	0	0	R/W			



The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

8.4.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte, which is stored in the control register in the TCA8418. The command byte indicates the register that will be updated with information. All registers can be read and written to by the system master.

Table 1 shows all the registers within this device and their descriptions. The default value in all registers is 0.

Table 1. Register Descriptions

ADDRESS	REGISTER NAME	REGISTER DESCRIPTION	7	6	5	4	3	2	1	0
0×00	Reserved	Reserved								
0×01	CFG	Configuration register (interrupt processor interrupt enables)	AI	GPI_E_ CGF	OVR_FLO W_M	INT_ CFG	OVR_FL OW_IEN	K_LCK _IEN	GPI_IEN	KE_IEN
0×02	INT_STAT	Interrupt status register	N/A 0	N/A 0	N/A 0	N/A 0	OVR_FL OW_INT	K_LCK _INT	GPI_ INT	K_ INT
0×03	KEY_LCK_EC	Key lock and event counter register	N/A 0	K_LCK_ EN	LCK2	LCK1	KLEC3	KLEC2	KLEC1	KLEC0
0×04	KEY_EVENT_A	Key event register A	KEA7 0	KEA6 0	KEA5 0	KEA4 0	KEA3 0	KEA2 0	KEA1 0	KEA0 0
0×05	KEY_EVENT_B	Key event register B	KEB7 0	KEB6 0	KEB5 0	KEB4 0	KEB3 0	KEB2 0	KEB1 0	KEB0 0
0×06	KEY_EVENT_C	Key event register C	KEC7 0	KEC6 0	KEC5 0	KEC4 0	KEC3 0	KEC2 0	KEC1 0	KEC0 0
0×07	KEY_EVENT_D	Key event register D	KED7 0	KED6 0	KED5 0	KED4 0	KED3 0	KED2 0	KED1 0	KED0 0
0×08	KEY_EVENT_E	Key event register E	KEE7 0	KEE6 0	KEE5 0	KEE4 0	KEE3 0	KEE2 0	KEE1 0	KEE0 0
0×09	KEY_EVENT_F	Key event register F	KEF7 0	KEF6 0	KEF5 0	KEF4 0	KEF3 0	KEF2 0	KEF1 0	KEF0 0
0×0A	KEY_EVENT_G	Key event register G	KEG7 0	KEG6 0	KEG5 0	KEG4 0	KEG3 0	KEG2 0	KEG1 0	KEG0 0
0×0B	KEY_EVENT_H	Key event register H	KEH7 0	KEH6 0	KEH5 0	KEH4 0	KEH3 0	KEH2 0	KEH1 0	KEH0 0
0×0C	KEY_EVENT_I	Key event register I	KEI7 0	KEI6 0	KEI5 0	KEI4 0	KEI3 0	KEI2 0	KEI1 0	KEI0 0
0×0D	KEY_EVENT_J	Key event register J	KEJ7 0	KEJ6 0	KEJ5 0	KEJ64 0	KEJ3 0	KEJ2 0	KEJ1 0	KEJ0 0
0×0E	KP_LCK_TIMER	Keypad lock 1 to lock 2 timer	KL7	KL6	KL5	KL4	KL3	KL2	KL1	KL0
0×0F	Unlock1	Unlock key 1	UK1_7	UK1_6	UK1_5	UK1_4	UK1_3	UK1_2	UK1_1	UK1_0
0×10	Unlock2	Unlock key2	UK2_7	UK2_6	UK2_5	UK2_4	UK2_3	UK2_2	UK2_1	UK2_0
0×11	GPIO_INT_STAT1	GPIO interrupt status	R7IS 0	R6IS 0	R5IS 0	R4IS 0	R3IS 0	R2IS 0	R1IS 0	R0IS 0
0×12	GPIO_INT_STAT2	GPIO interrupt status	C7IS 0	C6IS 0	C5IS 0	C4IS 0	C3IS 0	C2IS 0	C1IS 0	COIS 0
0×13	GPIO_INT_STAT3	GPIO interrupt status	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	C9IS 0	C8IS 0
0×14	GPIO_DAT_STAT1 (read twice to clear)	GPIO data status	R7DS	R6DS	R5DS	R4DS	R3DS	R2DS	R1DS	R0DS
0×15	GPIO_DAT_STAT2 (read twice to clear)	GPIO data status	C7DS	C6DS	C5DS	C4DS	C3DS	C2DS	C1DS	CODS
0×16	GPIO_DAT_STAT3 (read twice to clear)	GPIO data status	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	C9DS	C8DS
0×17	GPIO_DAT_OUT1	GPIO data out	R7DO 0	R6DO 0	R5DO 0	R4DO 0	R3DO 0	R2DO 0	R1DO 0	R0DO 0
0×18	GPIO_DAT_OUT2	GPIO data out	C7DO 0	C6DO 0	C5DO 0	C4DO 0	C3DO 0	C2DO 0	C1DO 0	C0DO 0
0×19	GPIO_DAT_OUT3	GPIO data out	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	C9DO 0	C8DO 0



Table 1. Register Descriptions (continued)

Projects												
ADDRESS	REGISTER NAME	REGISTER DESCRIPTION	7	6	5	4	3	2	1	0		
0×1A	GPIO_INT_EN1	GPIO interrupt enable	R7IE 0	R6IE 0	R5IE 0	R4IE 0	R3IE 0	R2IE 0	R1IE 0	R0IE 0		
0×1B	GPIO_INT_EN2	GPIO interrupt enable	C7IE 0	C6IE 0	C5IE 0	C4IE 0	C3IE 0	C2IE 0	C1IE 0	COIE 0		
0×1C	GPIO_INT_EN3	GPIO interrupt enable	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	C9IE 0	C8IE 0		
0×1D	KP_GPIO1	Keypad or GPIO selection 0: GPIO 1: KP matrix	ROW7 0	ROW6 0	ROW5 0	ROW4 0	ROW3 0	ROW2 0	ROW1 0	ROW0 0		
0×1E	KP_GPIO2	Keypad or GPIO selection 0: GPIO 1: KP matrix	COL7 0	COL6 0	COL5 0	COL4 0	COL3 0	COL2 0	COL1 0	COL0 0		
0×1F	KP_GPIO3	Keypad or GPIO selection 0: GPIO 1: KP matrix	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	COL9 0	COL8 0		
0×20	GPI_EM1	GPI event mode 1	ROW7 0	ROW6 0	ROW5 0	ROW4 0	ROW3 0	ROW2 0	ROW1 0	ROW0 0		
0×21	GPI_EM2	GPI event mode 2	COL7 0	COL6 0	COL5 0	COL4 0	COL3 0	COL2 0	COL1 0	COL0 0		
0×22	GPI_EM3	GPI event mode 3	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	COL9 0	COL8 0		
0×23	GPIO_DIR1	GPIO data direction 0: input 1: output	R7DD 0	R6DD 0	R5DD 0	R4DD 0	R3DD 0	R2DD 0	R1DD 0	R0DD 0		
0×24	GPIO_DIR2	GPIO data direction 0: input 1: output	C7DD 0	C6DD 0	C5DD 0	C4DD 0	C3DD 0	C2DD 0	C1DD 0	CODD 0		
0×25	GPIO_DIR3	GPIO data direction 0: input 1: output	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	C9DD 0	C8DD 0		
0×26	GPIO_INT_LVL 1	GPIO edge/level detect 0: low 1: high	R7IL 0	R6IL 0	R5IL 0	R4IL 0	R3IL 0	R2IL 0	R1IL 0	R0IL 0		
0×27	GPIO_INT_LVL 2	GPIO edge/level detect 0: low 1: high	C7IL 0	C6IL 0	C5IL 0	C4IL 0	C3IL 0	C2IL 0	C1IL 0	COIL 0		
0×28	GPIO_INT_LVL 3	GPIO edge/level detect 0: low 1: high	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	C9IL 0	C8IL 0		
0×29	DEBOUNCE_DIS 1	Debounce control 0: Debounce enabled 1: Debounce disabled	R7DD 0	R6DD 0	R5DD 0	R4DD 0	R3DD 0	R2DD 0	R1DD 0	R0DD 0		
0×2A	DEBOUNCE_DIS 2	Debounce control 0: Debounce enabled 1: Debounce disabled	C7DD 0	C6DD 0	C5DD 0	C4DD 0	C3DD 0	C2DD 0	C1DD 0	CODD 0		
0×2B	DEBOUNCE_DIS 3	Debounce control 0: Debounce enabled 1: Debounce disabled		N/A		N/A 0	N/A 0	N/A 0	C9DD 0	C8DD 0		
0×2C	GPIO_PULL1	GPIO pullup 0: pullup enabled 1: pullup disabled	R7PD 0	R6PD 0	R5PD 0	R4PD 0	R3PD 0	R2PD 0	R1PD 0	R0PD 0		



Table 1. Register Descriptions (continued)

ADDRESS	REGISTER NAME	REGISTER DESCRIPTION	7	6	5	4	3	2	1	0
0×2D	GPIO_PULL2	GPIO pullup 0: pullup enabled 1: pullup disabled	C7PD 0	C6PD 0	C5PD 0	C4PD 0	C3PD 0	C2PD 0	C1PD 0	COPD 0
0×2E	GPIO_PULL3	GPIO pullup 0: pullup enabled 1: pullup disabled	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	C9PD 0	C8PD 0
0×2F	Reserved									

8.4.2.1 Configuration Register (Address 0×01)

BIT	NAME	DESCRIPTION
7	AI	Auto-increment for read and write operations 0 = disabled 1 = enabled
6	GPI_E_CFG	GPI event mode configuration 0 = GPI events are tracked when keypad is locked 1 = GPI events are not tracked when keypad is locked
5	OVR_FLOW_M	Overflow mode 0 = disabled; overflow data is lost 1 = enabled.
4	INT_CFG	Overflow data shifts with last event pushing first event out interrupt configuration. 0 = processor interrupt remains asserted (or low) if host tries to clear interrupt while there is still a pending key press, key release or GPI interrupt 1 = processor interrupt is deasserted for 50 µs and reassert with pending interrupts
3	OVR_FLOW_IEN	Overflow interrupt enable 0 = disabled 1 = enabled
2	K_LCK_IEN	Keypad lock interrupt enable 0 = disabled 1 = enabled
1	GPI_IEN	GPI interrupt enable to host processor 0 = disabled 1 = enabled Can be used to mask interrupts
0	KE_IEN	Key events interrupt enable to host processor 0 = disabled 1 = enabled Can be used to mask interrupts

Bit 7 in this register is used to determine the programming mode. If it is low, all data bytes are written to the registers defined command byte. If bit 7 is high, the value of the command byte is automatically incremented after the byte is written, and the next data byte is stored in the corresponding register. Registers are written in the sequence shown in Table 1. Once the GPIO_PULL3 register (0×2E) is written to, the command byte returns to 0 (Configuration register). Registers 0 and 2F are reserved and a command byte that references these registers is not acknowledged by the TCA8418.

The keypad lock interrupt enable determines if the interrupt pin is asserted when the key lock interrupt (see Interrupt Status Register) bit is set.



8.4.2.2 Interrupt Status Register, Int_stat (Address 0×02)

BIT	NAME	DESCRIPTION
7	N/A	Always 0
6	N/A	Always 0
5	N/A	Always 0
4	CAD_INT	CTRL-ALT-DEL key sequence status. Requires writing a 1 to clear interrupts. 0 = interrupt not detected 1 = interrupt detected
3	OVR_FLOW_INT	Overflow interrupt status. Requires writing a 1 to clear interrupts. 0 = interrupt not detected 1 = interrupt detected
2	K_LCK_INT	Keypad lock interrupt status. This is the interrupt to the processor when the keypad lock sequence is started. Requires writing a 1 to clear interrupts. 0 = interrupt not detected 1 = interrupt detected
1	GPI_INT	GPI interrupt status. Requires writing a 1 to clear interrupts. 0 = interrupt not detected 1 = interrupt detected Can be used to mask interrupts
0	K_INT	Key events interrupt status. Requires writing a 1 to clear interrupts. 0 = interrupt not detected 1 = interrupt detected

8.4.2.3 Key Lock And Event Counter Register, Key_lck_ec (Address 0×03)

BIT	NAME	DESCRIPTION
7	N/A	Always 0
6	K_LCK_EN	Key lock enable 0 = disabled 1 = enabled
5	LCK2	Keypad lock status 0 = unlock (if LCK1 is 0 too) 1 = locked (if LCK1 is 1 too)
4	LCK1	Keypad lock status 0 = unlock (if LCK2 is 0 too) 1 = locked (if LCK2 is 1 too)
3	KEC3	Key event count, Bit 3
2	KEC2	Key event count, Bit 2
1	KEC1	Key event count, Bit 1
0	KEC0	Key event count, Bit 0



KEC[3:0]: indicates how many registers have values in it. For example, KS(0000) = 0 events, KS(0001) = 1 event and KS(1010) = 10 events. As interrupts happen (press or release), the count increases accordingly.

8.4.2.4 Key Event Registers (Fifo), Key_event_a-J (Address 0x04-0x0d)

ADDRESS	REGISTER NAME ⁽¹⁾	REGISTER DESCRIPTION	BIT								
			7	6	5	4	3	2	1	0	
0×04	KEY_EVENT_A	Key event register A	KEA 7 0	KEA6 0	KEA 5 0	KEA4 0	KEA3 0	KEA 2 0	KEA1 0	KEA 0 0	

(1) Only KEY EVENT A register is shown

These registers – KEY_EVENT_A-J – function as a FIFO stack which can store up to 10 key presses and releases. The user first checks the INT_STAT register to see if there are any interrupts. If so, then the Key Lock and Event Counter Register (KEY_LCK_EC, register 0x03) is read to see how many interrupts are stored. The INT_STAT register is then read again to ensure no new events have come in. The KEY_EVENT_A register is then read as many times as there are interrupts. Each time a read happens, the count in the KEY_LCK_EC register reduces by 1. The data in the FIFO also moves down the stack by 1 too (from KEY_EVENT_J to KEY_EVENT_A). Once all events have been read, the key event count is at 0 and then KE_INT bit can be cleared by writing a '1' to it.

In the KEY_EVENT_A register, KEA[6:0] indicates the key # pressed or released. A value of 0 to 80 indicate which key has been pressed or released in a keypad matrix. Values of 97 to 114 are for GPI events.

Bit 7 or KEA[7] indicate if a key press or key release has happened. A '0' means a key release happened. A '1' means a key has been pressed (which can be cleared on a read).

For example, 3 key presses and 3 key releases are stored as 6 words in the FIFO. As each word is read, the user knows if it is a key press or key release that occurred. Key presses such as CTRL+ALT+DEL are stored as 3 simultaneous key presses. Key presses and releases generate key event interrupts. The KE_INT bit and /INT pin will not cleared until the FIFO is cleared of all events.

All registers can be read but for the purpose of the FIFO, the user should only read KEY_EVENT_A register. Once all the events in the FIFO have been read, reading of KEY_EVENT_A register will yield a zero value.

8.4.2.5 Keypad Lock1 To Lock2 Timer Register, Kp_lck_timer (Address 0×0e)

ADDRESS	REGISTER NAME ⁽¹⁾	REGISTER DESCRIPTION	BIT							
		REGISTER DESCRIPTION		6	5	4	3	2	1	0
0×0E	KP_LCK_TIMER	Keypad lock 1 to lock 2 timer	KL7	KL6	KL5	KL4	KL3	KL2	KL1	KL0

(1) Only KEY_EVENT_A register is shown

KL[2:0] are for the Lock1 to Lock2 timer

KL[7:3] are for the interrupt mask timer

The interrupt mask timer should be set for the time it takes for the LCD to dim or turn off.



8.4.2.6 Unlock1 And Unlock2 Registers, Unlock1/2 (Address O0x0f)

ADDRESS	REGISTER NAME ⁽¹⁾	REGISTER DESCRIPTION	BIT							
ADDRESS			7	6	5	4	3	2	1	0
0×0F	Unlock1	Unlock key 1	UK1_ 7	UK1_ 6	UK1 _5	UK1_ 4	UK1_ 3	UK1 _2	UK1_ 1	UK1 _0
0×10	Unlock2	Unlock key 2	UK2_ 7	UK2_ 6	UK2 _5	UK2_ 4	UK2_ 3	UK2 _2	UK2_ 1	UK2 _0

(1) Only KEY_EVENT_A register is shown

UK1[6:0] contains the key number used to unlock key 1

UK2[6:0] contains the key number used to unlock key 2

A '0' in either register means it is disabled. It lasts up to 7 seconds. Needs a second timer up to 31 seconds? The keypad lock interrupt mask timer generates a first interrupt (K_INT) and then waits for a programmed time before generating a second interrupt. A second interrupt can only be generated when a timer is enabled due to an unlock sequence being pressed. The second interrupt is a key lock interrupt. When the interrupt mask timer is disabled ('0'), a key lock interrupt will trigger only when the correct and complete unlock sequence is completed.

8.4.2.7 Gpio Interrupt Status Registers, Gpio_int_stat1-3 (Address 0×11-0×13)

These registers are used to check GPIO interrupt status and are cleared on read.

8.4.2.8 Gpio Data Status Registers, Gpio_dat_stat1-3 (Address 0×14-0×16)

These registers show GPIO state when read for inputs and outputs.

8.4.2.9 Gpio Data Out Registers, Gpio_dat_out1-3 (Address 0×17-0×19)

These registers contain GPIO data to be written to GPIO out driver; inputs are not affected. This is needed so that the value can be written prior to being set as an output.

8.4.2.10 Gpio Interrupt Enable Registers, Gpio_int_en1-3 (Address 0×1a-0×1c)

These registers enable interrupts for GP inputs only.

8.4.2.11 Keypad Or Gpio Selection Registers, Kp_gpio1-3 (Address 0×1d-0×1f)

A bit value of '0' in any of the unreserved bits puts the corresponding pin in GPIO mode. A '1' in any of these bits puts the pin in keyscan mode and configured as a row or column accordingly.

8.4.2.12 Gpi Event Mode Registers, Gpi_em1-3 (Address 0×20-0×22)

A bit value of '0' in any of the unreserved bits indicates that it is not part of the event FIFO. A '1' in any of these bits means it is part of the event FIFO.

8.4.2.13 Gpio Data Direction Registers, Gpio dir1-3 (Address 0×23-0×25)

A bit value of '0' in any of the unreserved bits sets the corresponding pin as an input. A '1' in any of these bits sets the pin as an output.

8.4.2.14 Gpio Edge/Level Detect Registers, Gpio int IvI1-3 (Address 0×26-0×28)

A bit value of '0' indicates that interrupt will be triggered on a high-to-low transition for the inputs in GPIO mode. A bit value of '1' indicates that interrupt will be triggered on a low-to-high value for the inputs in GPIO mode.




8.4.2.15 Debounce Disable Registers, Debounce_dis1-3 (Address 0×29-0×2b)

This is for pins configured as inputs. A bit value of '0' in any of the unreserved bits enables the debounce while a bit value of '1' disables the debounce.

ADDRESS	REGISTER NAME ⁽¹⁾	REGISTER DESCRIPTION				Bľ	Т			
ADDRESS	REGISTER NAMEY	REGIOTER BEGORII TION		6	5	4	3	2	1	0
		Debounce control				21/2	NI/A	N1/A	0000	C8D
0×2B	DEBOUNCE_DIS 3	0: Debounce enabled	N/A			N/A 0	N/A 0	N/A 0	C9DD	D
		1: Debounce disabled					O	0		0

(1) Only KEY_EVENT_A register is shown

DEBOUNCE ENABLED



DEBOUNCE ENABLED



Debounce disable will have the same effect for GPI mode or for rows in keypad scanning mode. The reset line always has a 50-µs debounce time.

The debounce time for inputs is the time required for the input to be stable to be noticed. This time is 50 µs.

The debounce time for the keypad is for the columns only. The minimum time is 25 ms. All columns are scanned once every 25 ms to detect any key presses. Two full scans are required to see if any keys were pressed. If the first scan is done just after a key press, it will take 25 ms to detect the key press. If the first scan is down much later than the key press, it will take 40 ms to detect a key press.

8.4.2.16 Gpio Pull Disable Register, Gpio pull1-3 (Address 0x2c-0x2e)

This register enables or disables pullup registers from inputs.



8.4.3 CAD Interrupt Errata

Description

In the Interrupt Status Register (see Table 2), bit 4 is used to indicate the detection of a CTRL-ALT-DEL key sequence. Certain key press sequences will trigger this bit to register a CAD_INT improperly.

Table 2. Interrupt Status Register, INT_STAT (Address 0x02)

BIT	NAME	DESCRIPTION				
7	N/A	Always 0				
6	N/A	Always 0				
5	N/A	Always 0				
		CTRL-ALT-DEL key sequence status. Requires writing a 1 to clear interrupts.				
4	CAD_INT	0 = interrupt not detected				
		1 = interrupt detected				
		Overflow interrupt status. Requires writing a 1 to clear interrupts.				
3	OVR_FLOW_INT	0 = interrupt not detected				
		1 = interrupt detected				
_		Keypad lock interrupt status. This is the interrupt to the processor when the keypad lock sequence is started. Requires writing a 1 to clear interrupts.				
2	K_LCK_INT	0 = interrupt not detected				
		1 = interrupt detected				
		GPI interrupt status. Requires writing a 1 to clear interrupts.				
4	GPI_INT	0 = interrupt not detected				
'	GFI_IIVI	1 = interrupt detected				
		Can be used to mask interrupts				
		Key events interrupt status. Requires writing a 1 to clear interrupts.				
0	K_INT	0 = interrupt not detected				
		1 = interrupt detected				

The following key press combinations will cause a false CAD_INT:

- 1 + 11
- 1 + 21
- 21 + 1 + 11

System Impact

This device has an individual pin for the CAD_INT unlike the TCA8418. The CAD_INT pin will falsely flag the processor in addition to the Interrupt Status Register's CAD_INT bit being High when a CAD sequence did not occur.

System Workaround

There is no system workaround to avoid the Interrupt Status Register to indicate a CAD_INT sequence being detected.



8.4.4 Overflow Errata

Description

The TCA8418 allows for overflow detection of the 10 byte FIFO of key-press and release events. For overflow to be enabled, both Bit_3 and Bit_5 of the Configuration Register (see below) must be set High. If only Bit_3 set high, no overflow interrupt will be generated.

Table 3. Configuration Register (Address 0x01)

BIT	NAME	DESCRIPTION
		Auto-increment for read and write operation
7	AI	0 = disabled
		1 = enabled
		GPI even mode configuration
6	CPI_E_CFG	0 = GPI events are tracked when keypad is locked
		1 = GPI events are not tracked when keypad is locked
		Overflow mode
5	OVR_FLOW_M	0 = disabled; overflow data is lost
		1 = enabled.
		Overflow data shifts with last event pushing first event out interrupt configuration.
4	INT_CFG	0 = processor interrupt remains asserted (or low) if host tries to clear interrupt while there is still a pending key press, key release or GPI interrupt
		1 = processor interrupt is deasserted for 50 μs and reassert with pending interrupts
		Overflow interrupt enable
3	OVR_FLOW_IEN	0 = disabled
		1 = enabled
		Keypad lock interrupt enable
2	K_LCK_IEN	0 = disabled
		1 = enabled

System Impact

Enabling the Overflow improperly may lead to data loss.

System Workaround

The FIFO stack should be read as new information is passed in. Since the Overflow interrupt is triggered once that stack has begun to overflow, meaning data is already being lost.

8.5 Bus Transactions

Data is exchanged between the master and TCA8418 through write and read commands.

8.5.1 Writes

Data is transmitted to the TCA8418 by sending the device address and setting the least significant bit (LSB) to a logic 0. The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.



Bus Transactions (continued)




Figure 24. Write To Output Port Register




Figure 25. Write To Configuration Or Polarity Inversion Register

8.5.2 Reads

The bus master first must send the TCA8418 address with the LSB set to a logic 0. The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA8418 (see Figure 26 and Figure 27). Data is clocked into the register on the rising edge of the ACK clock pulse.




Figure 26. Read From Register

Bus Transactions (continued)




Figure 27. Read From Input Port Register

9 Application and Implementation

9.1 Application Information

The 18 GPIOs can be configured to support up to 80 keys. The GPIOs are programmed into rows (maximum of 8) and columns (maximum of 10) to support a keypad. This is done through writing to "Keypad or GPIO Selection" registers (0x1D – 0x1F). The keypad in idle mode will be configured as Columns being driven low and Rows as inputs with pull-ups.

When there is a key press or multiple key presses (Short between Column and Row), it will trigger an internal state machine interrupt. The row that has a pressed key can be determined through reading the "GPIO Data Status" registers (0x14-0x16). After that, the state machine starts a keyscan cycle to determine the column of the key that was pressed. The state machine sets one column as an output low and all other columns as high. The state machine will then walk a zero across the applicable row to determine what keys are being pressed.

Once a key has been pressed for 25 ms, the state machine will set the appropriate key/s in the Key Event Status register with the key-pressed bit set (bit 7). If the K_IEN is set it will then set KE_INT and generate an interrupt to the host processor. The state machine will continue to poll while there are keys pressed. If a key/s that was in the key pressed register is released for 25 ms or greater, the state machine will set the appropriate keys in the Key Event Status register with the key pressed bit cleared. If K_IEN is set it will set the K_INT and generate an interrupt to the host processor.

After receiving an interrupt, the host processor will first read the Interrupt Status register to determine what interrupt caused the processor interrupt. It will then read the Key Event Register to see what keys where pressed/released (Bits will then automatically clear on read in those registers). The processor will then write a 1 to the interrupt bit in the interrupt register to clear it and release the host interrupt to the processor. The processor can see the status of what keys are pressed at any point by reading the KEY_EVENT_A register (FIFO).


See Key Event Registers (FIFO) for more information.

When all Key_Event Registers are full, any additional events with set the OVR_FLOW_INT bit to 1. This will also trigger an interrupt to the processor. When the FIFO is not full, new events are added to the next empty Key_Event register in line. The OVR_FLOW_M bit sets the mode of operation during overflows. Clearing this bit will cause new incoming events to be ignored and discarded. Setting this bit will overwrite old data with new data starting with the first event.



9.2 Typical Application

shows an application in which the TCA8418 can be used.



9.2.1 Detailed Design Procedure

 Table 4. Key Value Assignment

 1 C2 C3 C4 C5 C6 C7

	CO	C1	C2	C3	C4	C5	C6	C 7	C8	C9
R0	1	2	3	4	5	6	7	8	9	10
R1	11	12	13	14	15	16	17	18	19	20
R2	21	22	23	24	25	26	27	28	29	30
R3	31	32	33	34	35	36	37	38	39	40
R4	41	42	43	44	45	46	47	48	49	50
R5	51	52	53	54	55	56	57	58	59	60
R6	61	62	63	64	65	66	67	68	69	70
R7	71	72	73	74	75	76	77	78	79	80

9.2.1.1 Keypad Lock/Unlock

This user can lock the keypad through the lock/unlock feature in this device. Once the keypad is locked, it can prevent the generation of key event interrupts and recorded key events. The unlock keys can be programmed with any value of the keys in the keypad matrix or any GPI values that are part of the key event table. When the keypad lock interrupt mask timer is enabled, the user will need to press two specific keys before an keylock interrupt is generated or keypad events are recorded. After the keypad is locked, a key event interrupt is generated any time a user presses a key. This first interrupt also triggers the processor to turn on the LCD and display the unlock message. The processor will then read the lock status register to see if the keypad is unlocked. The next interrupt (keylock interrupt) will not be generated unless both unlock keys sequences are correct. If correct Unlock keys are not pressed before the mask timer expires, the state machine will start over again.

9.2.1.2 Keylock Timer Errata

Description



Both the Keypad unlock timer and the Keypad interrupt mask timer must be set in order for the unlock feature to function properly. Enabling only the Keypad unlock timer without the mask timer creates a case in which the device never times out between unlock key presses.

System Impact

There will be no timeout between unlock key presses.

System Workaround

If a timer is required for Keypad unlock, there is no system workaround to do so without enabling the mask timer as well.

Comments

Mask timers are used to dictate the time it takes the LCD to dim or turn off. Should be enabled with a time greater than the Keypad unlock timer to account for other button presses used to wake screen.

9.2.1.3 **Ghosting**

Supports multiple key presses accurately. Applications requiring three-key combinations (such as <Ctrl><Alt>) must ensure that the three keys are wired in appropriate key positions to avoid ghosting (or appearing like a 4th key has been pressed)

9.2.1.4 GPI Events

A column or row configured as GPI can be programmed to be part of the Key Event Table, hence becomes also capable of generating Key Event Interrupt. A key Event Interrupt caused by a GPI follow the same process flow as a Key Event Interrupt caused by a Key press.

GPIs configured as part of the Key Event Table allows for single key switches to be monitored as well as other GPI interrupts. As part of the Event Table, GPIs are represented with decimal value of 97 (0x61 or 1100001) and run through decimal value of 114 (0x72 or 1110010).

For a GPI that is set as active high, and is enabled in the Key Event Table, the state-machine will add an event to the event count and event table whenever that GPI goes high. If the GPI is set to active low, a transition from high to low will be considered a press and will also be added to the event count and event table. Once the interrupt state has been met, the state machine will internally set an interrupt for the opposite state programmed in the register to avoid polling for the released state, hence saving current. Once the released state is achieved, it will add it to the event table. The press and release will still be indicated by bit 7 in the event register.

The GPI Events can also be used as unlocked sequences. When the GPI_EM bit is set, GPI events will not be tracked when the keypad is locked. GPI_EM bit must be cleared for the GPI events to be tracked in the event counter and table when the keypad is locked.

10 Power Supply Recommendations

10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA8418 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 28 and Figure 29.



Power-On Reset Requirements (continued)




Figure 28. V_{CC} Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To V_{CC}




Figure 29. V_{CC} Is Lowered Below The Por Threshold, Then Ramped Back Up To V_{CC}

Table 5 specifies the performance of the power-on reset feature for TCA8418 for both types of power-on reset.

Table 5. Recommended Supply Sequencing And Ramp Rates (1)

	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC_FT}	Fall rate	See Figure 28	1		100	ms
V_{CC_RT}	Rise rate	See Figure 28	0.01		100	ms
$V_{CC_TRR_GND}$	Time to re-ramp (when V _{CC} drops to GND)	See Figure 28	0.001			ms
V _{CC_TRR_POR50}	Time to re-ramp (when V_{CC} drops to $V_{POR_MIN} - 50$ mV)	See Figure 29	0.001			ms
V _{CC_GH}	Level that V_{CCP} can glitch down to, but not cause a functional disruption when V_{CCX_GW} = 1 μs	See Figure 30			1.2	V
V _{CC_GW}	Glitch width that will not cause a functional disruption when $V_{CCX_GH} = 0.5 \times V_{CCx}$	See Figure 30				μs
V_{PORF}	Voltage trip point of POR on falling V _{CC}		0.767		1.144	V
V_{PORR}	Voltage trip point of POR on rising V _{CC}		1.033		1.428	V

(1) $T_A = -40$ °C to 85°C (unless otherwise noted)



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 30 and Table 5 provide more information on how to measure these specifications.





Figure 30. Glitch Width And Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I^2C/SMB us state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 31 and Table 5 provide more details on this specification.



For proper operation of the power-on reset feature, use as directed in the figures and table above.

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

29-Jul-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TCA8418EYFPR	ACTIVE	DSBGA	YFP	25	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(592 ~ 59N)	Samples
TCA8418RTWR	ACTIVE	WQFN	RTW	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PZ418	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

29-Jul-2014

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA8418RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA8418EYFPR	DSBGA	YFP	25	3000	220.0	220.0	34.0
TCA8418RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RTW (S-PWQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206249-3/N 02/14

NOTES: A. All linear dimensions are in millimeters



RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



YFP (S-XBGA-N25)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com