

March 2013

# FAN7888 3 Half-Bridge Gate-Drive IC

#### **Features**

- Floating Channel for Bootstrap Operation to +200V
- Typically 350 mA / 650 mA Sourcing/Sinking Current Driving Capability for All Channels
- 3 Half-Bridge Gate Driver
- Extended Allowable Negative V<sub>S</sub> Swing to -9.8 V for Signal Propagation at V<sub>BS</sub>=15 V
- Matched Propagation Delay Time Maximum: 50 ns
- 3.3 V and 5 V Input Logic Compatible
- Built-in Shoot-Through Prevention Circuit for All Channels with 270 ns Typical Dead Time
- Built-in Common Mode dv/dt Noise Canceling Circuit
- Built-in UVLO Functions for All Channels

# **Applications**

■ 3-Phase Motor Inverter Driver

# Description

The FAN7888 is a monolithic three half-bridge gate-drive IC designed for high-voltage, high-speed driving MOS-FETs and IGBTs operating up to +200 V.

Fairchild's high-voltage process and common-mode noise canceling technique provide stable operation of high-side drivers under high-dv/dt noise circumstances.

An advanced level-shift circuit allows high-side gate driver operation up to  $V_S$ =-9.8 V (typical) for  $V_{BS}$ =15 V.

The UVLO circuits prevent malfunction when  $V_{DD}$  and  $V_{BS}$  are lower than the specified threshold voltage.

Output drivers typically source/sink 350 mA / 650 mA, respectively, which is suitable for three-phase half-bridge applications in motor drive systems.





# **Ordering Information**

Part Number	Package	Operating Temperature Range	Packing Method
FAN7888MX	20-SOIC	-40°C to +125°C	Tape & Reel

# **Typical Application Circuit**




Figure 1. 3-Phase BLDC Motor Drive Application

# **Internal Block Diagram**




Figure 2. Functional Block Diagram

# **Pin Configuration**




Figure 3. Pin Configuration (Top View)

# **Pin Definitions**

Pin#	Name	Description	
1	HIN1	Logic input 1 for high-side gate 1 driver	
2	LIN1	Logic input 1 for low-side gate 1 driver	
3	HIN2	Logic input 2 for high-side gate 2 driver	
4	LIN2	Logic input 2 for low-side gate 2 driver	
5	HIN3	Logic input 3 for high-side gate 3 driver	
6	LIN3	Logic input 3 for low-side gate 3 driver	
7	LO3	Low-side gate driver 3 output	
8	V <sub>S3</sub>	High-side driver 3 floating supply offset voltage	
9	HO3	High-side driver 3 gate driver output	
10	V <sub>B3</sub>	High-side driver 3 floating supply voltage	
11	GND	Ground	
12	V <sub>DD</sub>	Logic and all low-side gate drivers power supply voltage	
13	LO2	Low-side gate driver 2 output	
14	V <sub>S2</sub>	High-side driver 2 floating supply offset voltage	
15	HO2	High-side driver 2 gate driver output	
16	V <sub>B2</sub>	High-side driver 2 floating supply voltage	
17	LO1	Low-side gate driver 1 output	
18	V <sub>S1</sub>	High-side driver 1 floating supply offset voltage	
19	HO1	High-side driver 1 gate driver output	
20	V <sub>B1</sub>	High-side driver 1 floating supply voltage	

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A=25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
V <sub>B</sub>	High-Side Floating Supply Voltage of V <sub>B1,2,3</sub>	-0.3	225.0	V
Vs	High-Side Floating Supply Offset Voltage of V <sub>S1,2,3</sub>	V <sub>B1,2,3</sub> -25	V <sub>B1,2,3</sub> +0.3	V
V <sub>HO1,2,3</sub>	High-Side Floating Output Voltage	V <sub>S1,2,3</sub> -0.3	V <sub>B1,2,3</sub> +0.3	V
V <sub>DD</sub>	Low-Side and Logic-fixed Supply Voltage	-0.3	25.0	V
V <sub>LO1,2,3</sub>	Low-Side Output Voltage	-0.3	V <sub>DD</sub> +0.3	V
V <sub>IN</sub>	Logic Input Voltage (HIN1,2,3 and LIN1,2,3)	-0.3	V <sub>DD</sub> +0.3	V
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate		50	V/ns
P <sub>D</sub>	Power Dissipation <sup>(1)(2)(3)</sup>	1	1.47	W
$\theta_{JA}$	Thermal Resistance, Junction-to-ambient		85	°C/W
TJ	Junction Temperature		+150	°C
T <sub>STG</sub>	Storage Temperature	-55	+150	°C

#### Notes:

- 1. Mounted on 76.2 x 114.3 x 1.6 mm PCB (FR-4 glass epoxy material).
- 2. Refer to the following standards:
  - JESD51-2: Integral circuits thermal test method environmental conditions natural convection JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.
- 3. Do not exceed P<sub>D</sub> under any circumstances.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>B1,2,3</sub>	High-Side Floating Supply Voltage	V <sub>S1,2,3</sub> +10	V <sub>S1,2,3</sub> +20	V
V <sub>S1,2,3</sub>	High-Side Floating Supply Offset Voltage	6-V <sub>DD</sub>	200	V
$V_{DD}$	Supply Voltage	10	20	V
V <sub>HO1,2,3</sub>	High-Side Output Voltage	V <sub>S1,2,3</sub>	V <sub>B1,2,3</sub>	V
V <sub>LO1,2,3</sub>	Low-Side Output Voltage	GND	$V_{DD}$	V
V <sub>IN</sub>	Logic Input Voltage (HIN1,2,3 and LIN1,2,3)	GND	$V_{DD}$	V
T <sub>A</sub>	Ambient Temperature	-40	+125	°C

### **Electrical Characteristics**

 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS1,2,3}$ )=15.0 V,  $T_A$ =25°C, unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to GND. The  $V_O$  and  $I_O$  parameters are referenced to GND and  $V_{S1,2,3}$  and are applicable to the respective outputs LO1,2,3 and HO1,2,3.

Symbol	Characteristics	Condition	Min.	Тур.	Max.	Unit
LOW-SIDE	POWER SUPPLY SECTION		·II	ı	ı	
$I_{QDD}$	Quiescent V <sub>DD</sub> Supply Current	V <sub>LIN1,2,3</sub> =0 V or 5 V		160	350	μΑ
I <sub>PDD1,2,3</sub>	Operating V <sub>DD</sub> Supply Current for each Channel	f <sub>LIN1,2,3</sub> =20 kHz, rms Value		500	900	μΑ
V <sub>DDUV+</sub>	V <sub>DD</sub> Supply Under-Voltage Positive-Going Threshold	V <sub>DD</sub> =Sweep, V <sub>BS</sub> =15 V	7.2	8.2	9.0	V
V <sub>DDUV</sub> -	V <sub>DD</sub> Supply Under-Voltage Negative-Going Threshold	V <sub>DD</sub> =Sweep, V <sub>BS</sub> =15 V	6.8	7.8	8.5	٧
V <sub>DDHYS</sub>	V <sub>DD</sub> Supply Under-Voltage Lockout Hysteresis	V <sub>DD</sub> =Sweep, V <sub>BS</sub> =15 V		0.4		٧
BOOTSTR	APPED POWER SUPPLY SECTION					
I <sub>QBS1,2,3</sub>	Quiescent V <sub>BS</sub> Supply Current for each Channel	V <sub>HIN1,2,3</sub> =0 V or 5 V		50	120	μA
I <sub>PBS1,2,3</sub>	Operating V <sub>BS</sub> Supply Current for each Channel	f <sub>HIN1,2,3</sub> =20 kHz, rms Value		400	800	μΑ
V <sub>BSUV+</sub>	V <sub>BS</sub> Supply Under-Voltage Positive-going Threshold	V <sub>DD</sub> =15 V, V <sub>BS</sub> =Sweep	7.2	8.2	9.0	V
V <sub>BSUV</sub> -	V <sub>BS</sub> Supply Under-Voltage Negative-going Threshold	V <sub>DD</sub> =15 V, V <sub>BS</sub> =Sweep	6.8	7.8	8.5	٧
V <sub>BSHYS</sub>	V <sub>BS</sub> Supply Under-Voltage Lockout Hysteresis	V <sub>DD</sub> =15 V, V <sub>BS</sub> =Sweep		0.4		V
I <sub>LK</sub>	Offset Supply Leakage Current	V <sub>B1,2,3</sub> =V <sub>S1,2,3</sub> =200 V			10	μΑ
GATE DRI	VER OUTPUT SECTION					
V <sub>OH</sub>	High-Level Output Voltage, V <sub>BIAS</sub> -V <sub>O</sub>	I <sub>O</sub> =20 mA			1.0	V
V <sub>OL</sub>	Low-Level Output Voltage, VO	I <sub>O</sub> =20 mA			0.6	V
I <sub>O+</sub>	Output HIGH Short-Circuit Pulsed Current <sup>(4)</sup>	$V_O=0 \text{ V}, V_{IN}=5 \text{ V} \text{ with PW}$ <10 µs	250	350	1	mA
I <sub>O-</sub>	Output LOW Short-Circuit Pulsed Current <sup>(4)</sup>	$V_O$ =15 V, $V_{IN}$ =0 V with PW <10 µs	500	650		mA
Vs	Allowable Negative $V_S$ Pin Voltage for IN Signal Propagation to $H_O$			-9.8	-7.0	V
LOGIC INF	PUT SECTION (HIN, LIN)		1			
V <sub>IH</sub>	Logic "1" Input Voltage		2.5			V
V <sub>IL</sub>	Logic "0" Input Voltage				1.0	V
I <sub>IN+</sub>	Logic "1" Input Bias Current	V <sub>IN</sub> =5 V		25	50	μA
I <sub>IN-</sub>	Logic "0" Input Bias Current <sup>(4)</sup>	V <sub>IN</sub> =0 V			2.0	μA
R <sub>IN</sub>	Input Pull-Down Resistance		100	200	300	ΚΩ

#### Note:


4. This parameter is guaranteed by design.

# **Dynamic Electrical Characteristics**

 $T_{A}=25^{\circ}C,\ V_{BIAS}\ (V_{DD},\ V_{BS1,2,3})=15.0\ V,\ V_{S1,2,3}=GND,\ C_{Load}=1000\ pF\ unless\ otherwise\ specified.$ 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>ON</sub>	Turn-on Propagation Delay	V <sub>S1,2,3</sub> =0 V		130	220	ns
t <sub>OFF</sub>	Turn-off Propagation Delay	V <sub>S1,2,3</sub> =0 V		150	240	ns
t <sub>R</sub>	Turn-on Rise Time			50	120	ns
t <sub>F</sub>	Turn-off Fall Time			30	80	ns
MT1	Turn-on Delay Matching I t <sub>ON(H)</sub> -t <sub>OFF(L)</sub> I				50	ns
MT2	Turn-off Delay Matching I t <sub>OFF(H)</sub> -t <sub>ON(L)</sub> I				50	ns
DT	Dead Time		100	270	440	ns
MDT	Dead-time Matching I t <sub>DT1</sub> -t <sub>DT2</sub> I				60	ns

# **Typical Characteristics**







Figure 4. Turn-on Propagation Delay vs. Temp.

Figure 5. Turn-off Propagation Delay vs. Temp.







Figure 6. Turn-on Rise Time vs. Temp.

Figure 7. Turn-off Fall Time vs. Temp.







Figure 8. Turn-on Delay Matching vs. Temp.

Figure 9. Turn-off Delay Matching vs. Temp.

# Typical Characteristics (Continued)







Figure 10. Dead Time vs. Temp.

Figure 11. Dead-Time Matching vs. Temp.







Figure 13. Quiescent V<sub>BS</sub> Supply Current

vs. Temp.

Figure 12. Quiescent V<sub>DD</sub> Supply Current vs. Temp.




1000 800 400 200 -40 -20 0 20 40 60 80 100 120 Temperature [°C]

Figure 14. Operating  $V_{\mbox{\scriptsize DD}}$  Supply Current vs. Temp.

Figure 15. Operating  $\mathbf{V}_{\mathrm{BS}}$  Supply Current vs. Temp.

# Typical Characteristics (Continued)







Figure 16. V<sub>DD</sub> UVLO+ vs. Temp.

Figure 17.  $V_{\rm DD}$  UVLO- vs. Temp.







Figure 18. V<sub>BS</sub> UVLO+ vs. Temp.

Figure 19. V<sub>BS</sub> UVLO- vs. Temp.







Figure 20. High-Level Output Voltage vs. Temp.

Figure 21. Low-Level Output Voltage vs. Temp.

# Typical Characteristics (Continued)







Figure 22. Logic High Input Voltage vs. Temp.

Figure 23. Logic Low Input Voltage vs. Temp.






Figure 24. Logic Input High Bias Current vs. Temp.

Figure 25. Allowable Negative  $V_S$  Voltage vs. Temp.




Figure 26. Input Pull-down Resistance vs. Temp.

# **Application Information**

#### 1. Protection Function

#### 1.1 Under-Voltage Lockout (UVLO)

The high- and low-side drivers include under-voltage lockout (UVLO) protection circuitry for each channel that monitors the supply voltage ( $V_{DD}$ ) and bootstrap capacitor voltage ( $V_{BS1,2,3}$ ) independently. It can be designed prevent malfunction when  $V_{DD}$  and  $V_{BS1,2,3}$  are lower than the specified threshold voltage. The UVLO hysteresis prevents chattering during power supply transitions.

#### 1.2 Shoot-Through Prevention Function

The FAN7888 has shoot-through prevention circuitry monitoring the high- and low-side control inputs. It can be designed to prevent outputs of high and low side from turning on at same time, as shown Figure 27 and 28.




Figure 27. Waveforms for Shoot-Through Prevention




Figure 28. Waveforms for Shoot-Through Prevention

#### 2. Operational Notes

The FAN7888 is a three half-bridge gate driver with internal, typical 120 ns dead-time for the three-phase brushless DC (BLDC) motor drive system, as shown in Figure 1.

Figure 29 shows a switching sequence of 120° electrical commutation for a three-phase BLDC motor drive system. The waveforms are idealized: they assumed that the generated back EMF waveforms are trapezoidal with flat tops of sufficient width to produce constant torque when the line currents are perfectly rectangular, 120° electrical degrees, with the switching sequence as shown in Figure 29. The operating waveforms of the wye-connection reveal that repeat every 60 electrical degrees, with each 60° segment being "commutated" to another phase, as shown in Figure 29.




Figure 29. 120° Commutation Operation Waveforms for 3-Phase BLDC Motor Application

# **Switching Time Diagram**




Figure 30. Switching Time Definition

# **Mechanical Dimensions** 10.922 10.325 PIN ONE **♦** 0.25 **М** C B A LAND PATTERN RECOMMENDATION SEE DETAIL A ○ 0.10 C SEATING PLANE PIN#1 IDENTIFICATION OPTIONS - 0.75 0.25 X 45° (R0.10) GAGE PLANE (R0.10) EATING PLANE PIN #1 DETAIL A NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-013. B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) LANDPATTERN RECOMMENDATION IS FSC DESIGN E) FILENAME AND REVISION: M20Brev4 **OPTION 2** HALF MOON & PIN 1 HALF MOON ONLY PIN 1 ONLY

Figure 31. 20-Lead Small Outline Package (SOIC)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ 2Cool™ AccuPower™ AX-CAP®\* F-PEST FRFET<sup>®</sup> Global Power Resource BitSiCTM Build it Now™ GreenBridge™ Green FPS™ CorePLUS™ Green FPS™ e-Series™ CorePOWER™ **CROSSVOLT** Gmax™ GTO\* **CTL™** IntelliMAX™

Current Transfer Logic™ DEUXPEED® Dual Cool™ ISOPLANAR™ Making Small Speakers Sound Louder EcoSPARK® and Better™

EfficientMax™ MegaBuck<sup>™</sup> MICROCOUPLER\*\* ESBC\* F® MicroFET

Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™ FACT

FAST<sup>®</sup> FastvCore™ FETBench™ PowerTrench® PowerXS<sup>TI</sup>

Programmable Active Droop™ OFET

OSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6

SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™ SYSTEM SERVERAL

TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* µSerDes™

UHC® Ultra FRFET™ UniFET™ **VCXTM** VisualMax™ VoltagePlus™ XS™

MicroPak™

MicroPak2™

MillerDrive<sup>™</sup>

MotionMax™

mWSaver™

OptoHiT™

OPTOLOGIC®

OPTOPLANAR®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

<b>Datasheet Identification</b>	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 164

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com