

Low Capacitance, Low Charge Injection, $\pm 15 \text{ V/} + 12 \text{ V } i \text{CMOS}^{\text{@}}$ Dual SPST Switches

ADG1221/ADG1222/ADG1223

FEATURES

< 0.5 pC charge injection over full signal range

Off capacitance: 2 pF Off leakage: 20 pA Supply range: 33 V On resistance: 120 Ω

Fully specified at ±15 V, +12 V

No V_L supply required 3 V logic-compatible inputs Rail-to-rail operation 10-lead MSOP package

APPLICATIONS

Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Video signal routing
Communication systems

GENERAL DESCRIPTION

The ADG1221/ADG1222/ADG1223 are monolithic, complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an *i*CMOS (industrial CMOS) process. *i*CMOS is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs, capable of 33 V operation, in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.


The ultralow capacitance and exceptionally low charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Figure 2 shows that there is minimum charge injection over the full signal range of the device.

The ADG1221/ADG1222/ADG1223 contain two independent single-pole/single-throw (SPST) switches. The ADG1221 and ADG1222 differ only in that the digital control logic is inverted. The ADG1221 switches are turned on with Logic 1 on the appropriate control input, and Logic 0 is required for the

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 0 INPUT Figure 1.

ADG1222. The ADG1223 has one switch with digital control logic similar to that of the ADG1221; the logic is inverted on the other switch. The ADG1223 exhibits break-before-make switching action for use in multiplexer applications. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.




Figure 2. Charge Injection vs. Input Voltage

TABLE OF CONTENTS

reatures	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Dual Supply	3
Single Supply	4
Absolute Maximum Ratings	6

Thermal Resistance6
ESD Caution6
Pin Configuration and Function Descriptions7
Terminology8
Typical Performance Characteristics9
Test Circuits
Outline Dimensions
Ordering Guide15

REVISION HISTORY

2/07—Rev. 0: Initial Version

SPECIFICATIONS

DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

_		Temperatu		1	
Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance, Ron					$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V},$
					$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA (see Figure 23)}$
	120			Ω typ	
	200	240	270	Ω max	
On Resistance Match					$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
Between Channels, ΔR_{ON}					
	2.5			Ω typ	
	6	10	12	Ω max	
On Resistance Flatness, RFLAT(ON)					$V_S = -5 \text{ V/0 V/+5 V; } I_S = -1 \text{ mA}$
	20			Ωtyp	
	64	76	83	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)					$V_S = \pm 10 \text{ V}, V_D = \pm 10 \text{ V} \text{ (see Figure 24)}$
	±0.002			nA typ	
	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I _D (Off)	20.1	±0.0	± ·	III	$V_S = \pm 10 \text{ V}, V_D = \pm 10 \text{ V} \text{ (see Figure 24)}$
Diaiii Oii Leakage, ib (Oii)	±0.002			nA typ	vs = ±10 v, vb = ±10 v (see Figure 24)
	±0.002	±0.6	±1	nA max	
Champal On Looks and L. L. (On)	±0.1	±0.6	ΣI	IIA IIIax	$V_S = V_D = \pm 10 \text{ V}$ (see Figure 25)
Channel On Leakage, ID, IS (On)	.001				$v_S = v_D = \pm 10 \text{ V (see Figure 25)}$
	±0.01	.0.6	. 4	nA typ	
DISITAL INDUITS	±0.2	±0.6	±1	nA max	
DIGITAL INPUTS				., .	
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}					$V_{IN} = V_{INL} \text{ or } V_{INH}$
	0.005			μA typ	
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	2.5			pF typ	
DYNAMIC CHARACTERISTICS ¹					
ton					$R_L = 300 \Omega$, $C_L = 35 pF$, $V_S = 10 V$
					(see Figure 26)
	130			ns typ	
	170	210	240	ns max	
toff					$R_L = 300 \ \Omega, \ C_L = 35 \ pF, \ V_S = 10 \ V$
					(see Figure 26)
	85			ns typ	
	105	130	140	ns max	
Break-Before-Make Time Delay (ADG1223 Only), t _{BBM}					$R_L = 300 \ \Omega, C_L = 35 \ pF, V_{S1} = V_{S2} = 10 \ V$ (see Figure 27)
	40			ns typ	
			10	ns min	
Charge Injection, Q _{INJ}	0.1			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF (see Figure 28)}$
Off Isolation	75			dB typ	$R_L = 50 \Omega$, $C_L = 1 pF$, $f = 1 MHz$
				1	(see Figure 29)

		Temperatu	ıre		
Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Channel-to-Channel Crosstalk	90			dB typ	$R_L = 50 \Omega$, $C_L = 1 pF$, $f = 1 MHz$ (see Figure 30)
Total Harmonic Distortion + Noise, THD + N	0.15			% typ	$R_L = 10 \text{ k}\Omega$, 5 V rms, $f = 20 \text{ Hz}$ to 20 kHz
–3 dB Bandwidth	960			MHz typ	$R_L = 50 \Omega$, $C_L = 1 pF$ (see Figure 31)
C _S (Off)					$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
	1.7			pF typ	
	2.2			pF max	
C _D (Off)					$V_S = 0 V, f = 1 MHz$
	1.7			pF typ	
	2.2			pF max	
C_D , C_S (On)					$V_S = 0 V, f = 1 MHz$
	3			pF typ	
	4			pF max	
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I_{DD}					
	0.001			μA typ	Digital inputs = 0 V or V _{DD}
			1.0	μA max	Digital inputs = 0 V or V _{DD}
	140			μA typ	Digital inputs = 5 V
			190	μA max	Digital inputs = 5 V
I _{SS}					Digital inputs = 0 V, 5 V, or V _{DD}
	0.001			μA typ	
			1.0	μA max	
V_{DD}/V_{SS}			±5/±16.5	V min/max	GND = 0 V

¹ Guaranteed by design, not subject to production test.

SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

	Temperature				
Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to V_{DD}	V	
On Resistance, R _{ON}					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}, V_{S} = 0 \text{ V} \text{ to } 10 \text{ V},$ $I_{S} = -1 \text{ mA (see Figure 23)}$
	300			Ωtyp	
	475	567	625	Ω max	
On Resistance Match Between Channels, ΔR_{ON}					$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA}$
	4.5			Ωtyp	
	16	26	27	Ω max	
On Resistance Flatness, R _{FLAT(ON)}	60			Ωtyp	$V_S = 3 \text{ V/6 V/9 V, I}_S = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)					$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$ (see Figure 24)
	±0.002			nA typ	
	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I _D (Off)					$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$ (see Figure 24)
	±0.002			nA typ	
	±0.1	±0.6	±1	nA max	

		Temperati	ure		
Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Channel On Leakage, ID, IS (On)					$V_S = V_D = 1 \text{ V or } 10 \text{ V (see Figure 25)}$
	±0.01			nA typ	
	±0.2	±0.6	±1	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I _{INL} or I _{INH}					$V_{IN} = V_{INL} \text{ or } V_{INH}$
	0.001			μA typ	
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ¹					
t _{on}					$R_L = 300 \Omega$, $C_L = 35 pF$, $V_S = 8 V$
					(see Figure 26)
	190			ns typ	
	250	300	345	ns max	
toff					$R_L = 300 \Omega$, $C_L = 35 pF$, $V_S = 8 V$
					(see Figure 26)
	120			ns typ	
	150	190	225	ns max	
Break-Before-Make Time Delay (ADG1223 Only), t _{BBM}					$R_L = 300 \Omega$, $C_L = 35 pF$, $V_{S1} = V_{S2} = 8 V$ (see Figure 27)
(ADG1223 Offig), tBBM	70			ns typ	(See Figure 27)
	/0		10	ns typ	
Charge Injection O	0.2		10	ns min	V -6V D -00 C -1 pF
Charge Injection, Q _{INJ}	0.2			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$ (see Figure 28)
Off Isolation	75			dB typ	$R_L = 50 \Omega$, $C_L = 1 pF$, $f = 1 MHz$ (see Figure 29)
Channel-to-Channel Crosstalk	90			dB typ	$R_L = 50 \Omega$, $C_L = 1 pF$, $f = 1 MHz$ (see Figure 30)
–3 dB Bandwidth	550			MHz typ	$R_L = 50 \Omega$, $C_L = 1 pF$ (see Figure 31)
C _s (Off)				,,	$V_s = 6 \text{ V}, f = 1 \text{ MHz}$
- ,	2.1			pF typ	
	2.6			pF max	
C _D (Off)					$V_{S} = 6 \text{ V. } f = 1 \text{ MHz}$
15 (5)	2.1			pF typ	
	2.6			pF max	
C_D , C_S (On)	2.0			pi max	$V_S = 6 \text{ V, } f = 1 \text{ MHz}$
-b, -3 (5·1)	3.8			pF typ	13 0 47. 1 11.112
	4.6			pF max	
POWER REQUIREMENTS	7.0			рі шах	$V_{DD} = 13.2 \text{ V}$
	0.001			A +>	
IDD	0.001		1.0	μA typ	Digital inputs = 0 V or V _{DD}
	1.40		1.0	μA max	Digital inputs = 0 V or V _{DD}
	140		100	μA typ	Digital inputs = 5 V
			190	μA max	Digital inputs = 5 V
V_{DD}			5/16.5	V min/max	$V_{SS} = 0 \text{ V, GND} = 0 \text{ V}$

¹ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter	Rating
V _{DD} to V _{SS}	35 V
V _{DD} to GND	−0.3 V to +25 V
V_{SS} to GND	+0.3 V to -25 V
Analog Inputs ¹	V_{SS} – 0.3 V to V_{DD} + 0.3 V or 30 mA, whichever occurs first
Digital Inputs ¹	GND $- 0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current per Channel, S or D	30 mA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Reflow Soldering Peak Temperature, Pb free	260°C

¹ Overvoltages at IN, S, or D are clamped by internal diodes. Current must be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θја	θιс	Unit
10-Lead MSOP (4-Layer Board)	206	44	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. 10-Lead MSOP Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	IN1	Logic Control Input.
2	S1	Source Terminal. Can be an input or output.
3	D1	Drain Terminal. Can be an input or output.
4	D2	Drain Terminal. Can be an input or output.
5	S2	Source Terminal. Can be an input or output.
6	V _{SS}	Most Negative Power Supply Potential.
7	NC	No Connect.
8	GND	Ground (0 V) Reference.
9	V_{DD}	Most Positive Power Supply Potential.
10	IN2	Logic Control Input.

Table 6. ADG1221/ADG1222 Truth Table

ADG1221 INx	ADG1222 INx	Switch Condition
1	0	On
0	1	Off

Table 7. ADG1223 Truth Table

ADG1223 INx	Switch 1 Condition	Switch 2 Condition
0	Off	On
1	On	Off

TERMINOLOGY

 I_{DD}

The positive supply current.

 I_{SS}

The negative supply current.

 $V_D(V_S)$

The analog voltage on Terminal D and Terminal S.

Ron

The ohmic resistance between Terminal D and Terminal S.

R_{FLAT(ON)}

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I_D (Off)

The drain leakage current with the switch off.

 I_D , I_S (On)

The channel leakage current with the switch on.

 V_{INL}

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

 $I_{\rm INL}\left(I_{\rm INH}\right)$

The input current of the digital input.

Cs (Off)

The off switch source capacitance, measured with reference to ground.

C_D (Off)

The off switch drain capacitance, measured with reference to ground.

C_D, C_s (On)

The on switch capacitance, measured with reference to ground.

 C_{IN}

The digital input capacitance.

ON

The delay between applying the digital control input and the output switching on (see Figure 26).

toff

The delay between applying the digital control input and the output switching off (see Figure 26).

 t_{BBM}

Off time or on time measured between the 90% points of both switches, when switching from one address state to another (ADG1223 only).

Q_{INJ} (Charge Injection)

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

-3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

THD + N (Total Harmonic Noise Plus Distortion)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

ACPSRR (AC Power Supply Rejection Ratio)

Measures the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of $V_S(V_D)$, Dual Supply




Figure 5. On Resistance as a Function of V_S (V_D), Dual Supply




Figure 6. On Resistance as a Function of V_S (V_D), Single Supply




Figure 7. On Resistance as a Function of $V_S(V_D)$ for Different Temperatures, Dual Supply




Figure 8. On Resistance as a Function of V_S (V_D) for Different Temperatures, Single Supply




Figure 9. Leakage Current as a Function of Temperature, Dual Supply




Figure 10. Leakage Current as a Function of Temperature, Dual Supply




Figure 11. Leakage Current as a Function of Temperature, Single Supply




Figure 12. IDD vs. Logic Level




Figure 13. Charge Injection vs. Input Voltage




Figure 14. t_{ON}/t_{OFF} vs. Temperature




Figure 15. Off Isolation vs. Frequency




Figure 16. Crosstalk vs. Frequency




Figure 17. Insertion Loss vs. Frequency




Figure 18. ACPSRR vs. Frequency




Figure 19. THD + N vs. Frequency




Figure 20. Capacitance vs. Bias Voltage




Figure 21. Capacitance vs. Bias Voltage




Figure 22. Capacitance vs. Bias Voltage

TEST CIRCUITS





Figure 23. Test Circuit 1—On Resistance






Figure 26. Test Circuit 4—Switching Times




Figure 27. Test Circuit 5—Break-Before-Make Time Delay




Figure 28. Test Circuit 6—Charge Injection




Figure 29. Test Circuit 7—Off Isolation




Figure 30. Test Circuit 8—Channel-to-Channel Crosstalk




Figure 31. Test Circuit 9—Bandwidth





Figure 32. Test Circuit 10—Total Harmonic Distortion + Noise

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 33. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
ADG1221BRMZ ¹	−40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	S27
ADG1221BRMZ-REEL7 ¹	-40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	S27
ADG1222BRMZ ¹	−40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	S28
ADG1222BRMZ-REEL7 ¹	−40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	S28
ADG1223BRMZ ¹	−40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	S2J
ADG1223BRMZ-REEL7 ¹	-40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	S2J

 $^{^{1}}$ Z = Pb-free part.

٨	ח	<u>ቦ</u> 1	1991	/A D	C 1	222/	ΛП	ነ በ 1	ากา
ш				<i>1</i> 🛭 🗆			Δ	I I - I	,,,
п	ישו	uı		IRU	u	~~~	\mathbf{n}	u	LLU

NOTES



AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com