February 2014

FAN4860 3 MHz, Synchronous TinyBoost™ Regulator

Features

FAIRCHILD

SEMICONDUCTOR

- \blacksquare Operates with Few External Components: 1 μ H Inductor and 0402 Case Size Input and Output Capacitors
- Input Voltage Range from 2.3 V to 5.4 V
- Fixed 3.3 V, 5.0 V, or 5.4 V Output Voltage Options
- Maximum Load Current >150 mA at V_{IN} =2.3 V
- Maximum Load Current 300 mA at $V_{\text{IN}}=3.3$ V, $V_{\text{OUT}}=5.4$ V
- Maximum Load Current 300 mA at $V_{\text{IN}}=3.3$ V, $V_{\text{OUT}}=5.0$ V
- Maximum Load Current 300 mA at $V_{\text{IN}}=2.7 \text{ V}$, $V_{\text{OUT}}=3.3 \text{ V}$
- Up to 92% Efficient
- **Low Operating Quiescent Current**
- True Load Disconnect During Shutdown
- Variable On-time Pulse Frequency Modulation (PFM) with Light-Load Power-Saving Mode
- **Internal Synchronous Rectifier** (No External Diode Needed)
- Thermal Shutdown and Overload Protection
- 6-Pin 2 x 2 mm UMLP
- 6-Bump WLCSP, 0.4 mm Pitch

Applications

- USB "On the Go" 5 V Supply
- 5 V Supply HDMI, H-Bridge Motor Drivers
- Powering 3.3 V Core Rails
- **PDAs, Portable Media Players**
- Cell Phones, Smart Phones, Portable Instruments

Description

The FAN4860 is a low-power boost regulator designed to provide a regulated 3.3 V, 5.0 V or 5.4 V output from a single cell Lithium or Li-Ion battery. Output voltage options are fixed at 3.3 V, 5.0 V, or 5.4 V with a guaranteed maximum load current of 200 mA at $V_{\text{IN}}=2.3$ V and 300 mA at $V_{\text{IN}}=3.3$ V. Input current in Shutdown Mode is less than 1 µA, which maximizes battery life.

Light-load PFM operation is automatic and "glitch-free". The regulator maintains output regulation at no-load with as low as 37 µA quiescent current.

The combination of built-in power transistors, synchronous rectification, and low supply current make the FAN4860 ideal for battery powered applications.

The FAN4860 is available in 6-bump 0.4 mm pitch Wafer-Level Chip Scale Package (WLCSP) and a 6-lead 2x2 mm ultra-thin MLP package.

A2 1, P1 GND Ground. Power and signal ground reference for the IC. All voltages are measured with

respect to this pin.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperate T_A .

FAN4860 - 3MHz, Synchronous TinyBoost^{ra} Regulator **FAN4860 — 3MHz, Synchronous TinyBoost™ Regulator**

Electrical Specifications

Minimum and maximum values are at $V_{IN}=V_{EN}=2.3$ V to 4.5 V (2.5 to 3.2 V_{IN} for 3.3 V_{OUT} option), $T_A=-40^{\circ}C$ to +85°C; circuit of Figure 1, unless otherwise noted. Typical values are at T_A=25°C, V_{IN}=V_{EN}=3.6 V for V_{OUT}=5.0 V / 5.4 V, and $V_{\text{IN}}=V_{\text{EN}}=2.7$ V for $V_{\text{OUT}}=3.3$ V.

Continued on the following page…

Electrical Specifications

Minimum and maximum values are at $V_{IN}=V_{EN}=2.3$ V to 4.5 V (2.5 to 3.2 V_{IN} for 3.3 V_{OUT} option), T_A=-40°C to +85°C; circuit of Figure 1, unless otherwise noted. Typical values are at T_A=25°C, V_{IN}=V_{EN}=3.6 V for V_{OUT}=5.0 V / 5.4 V, and $V_{IN} = V_{EN} = 2.7$ V for $V_{OUT} = 3.3$ V.

Notes:

1. I_{LOAD} from 0 to I_{OUT} ; also includes load transient response. V_{OUT} measured from mid-point of output voltage ripple. Effective capacitance of $C_{\text{OUT}} > 1.5 \mu F$.

2. Guaranteed by design and characterization; not tested in production.
3. Elapsed time from rising EN until regulated V_{OUT}

Elapsed time from rising EN until regulated V_{OUT} .

5.4 V_{OUT} Typical Characteristics

Unless otherwise specified; circuit per Figure 1, 3.6 V_{IN} , and T_A=25°C.

94.00%

Figure 8. Line and Load Regulation **Figure 9. Quiescent Current**

Figure 6. Efficiency vs. V_{IN} Figure 7. Efficiency vs. Temperature, 3.6 V_{IN}

FAN4860 -**FAN4860 — 3MHz, Synchronous TinyBoost™ Regulator** 3MHz, Synchronous TinyBoostTM Regulator

5.4 V_{OUT} Typical Characteristics

Unless otherwise specified; circuit per Figure 1, 3.6 V_{IN} , and T_A=25°C.

5.0 VOUT Typical Characteristics

Unless otherwise specified; circuit per Figure 1, 3.6 V_{IN} , and $T_A = 25^{\circ}$ C.

5.0 VOUT Typical Characteristics

Unless otherwise specified; circuit per Figure 1, 3.6 V_{IN} , and T_A=25°C.

Figure 18. Line and Load Regulation **Figure 19. Load Regulation vs. Temperature**, 3.6 V_{IN}

© 2010 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN4860 • Rev. 1.1.1 9

5.0 V_{OUT} Typical Characteristics

Unless otherwise specified; circuit per Figure 1, 3.6 V_{IN} , and $T_A = 25^{\circ}$ C.

3.3 V_{OUT} Typical Characteristics

Unless otherwise specified; circuit per Figure 1, 3.0 V_{IN} , and $T_A = 25^{\circ}$ C.

Figure 36. Efficiency vs. V_{IN} Figure 37. Efficiency vs. Temperature, 3.0 V_{IN}

Figure 38. Line and Load Regulation **Figure 39. Load Regulation vs. Temperature, 3.0 V**_{IN}

3.3 V_{OUT} Typical Characteristics

Unless otherwise specified; circuit per Figure 1, 3.0 V_{IN} , and $T_A = 25^{\circ}$ C.

Functional Description

Circuit Description

The FAN4860 is a synchronous boost regulator, typically operating at 3 MHz in Continuous Conduction Mode (CCM), which occurs at moderate to heavy load current and low V_{IN} voltages.

At light-load currents, the converter switches automatically to power-saving PFM Mode. The regulator automatically and smoothly transitions between quasi-fixed-frequency continuous conduction PWM Mode and variable-frequency PFM Mode to maintain the highest possible efficiency over the full range of load current and input voltage.

PWM Mode Regulation

The FAN4860 uses a minimum on-time and computed minimum off-time to regulate V_{OUT} . The regulator achieves excellent transient response by employing current mode modulation. This technique causes the regulator output to exhibit a load line. During PWM Mode, the output voltage drops slightly as the input current rises. With a constant V_{IN} , this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with negligible overshoot.

When the regulator is in PWM CCM Mode and the target V_{OUT} = 5.05 V, V_{OUT} is a function of I_{LOAD} and can be computed as:

$$
V_{OUT} = 5.05 - R_{OUT} \cdot I_{LOAD}
$$
 (1)

For example, at $V_{\text{IN}}=3.3$ V, and $I_{\text{LOAD}}=200$ mA, V_{OUT} drops to:

$$
V_{\text{OUT}} = 5.05 - 0.38 \bullet 0.2 = 4.974 \text{V}
$$
 (1A)

At V_{IN} =2.3 V, and I_{LOAD} =200 mA, V_{OUT} drops to:

$$
V_{OUT} = 5.05 - 0.68 \cdot 0.2 = 4.914V
$$
 (1B)

PFM Mode

If $V_{\text{OUT}} > V_{\text{REF}}$ when the minimum off-time has ended, the regulator enters PFM Mode. Boost pulses are inhibited until V_{OUT} < V_{REF} . The minimum on-time is increased to enable the output to pump up sufficiently with each PFM boost pulse. Therefore, the regulator behaves like a constant ontime regulator, with the bottom of its output voltage ripple at 5.05 V in PFM Mode.

Shutdown and Startup

If EN is LOW, all bias circuits are off and the regulator is in Shutdown Mode. During shutdown, true load disconnect between battery and load prevents current flow from V_{IN} to V_{OUT} , as well as reverse flow from V_{OUT} to V_{IN} .

LIN State

When EN rises, if V_{IN} > UVLO, the regulator first attempts to bring V_{OUT} within about 1V of V_{IN} by using the internal fixed current source from V_{IN} (I_{LIN1}). The current is limited to about 630 mA during LIN1 Mode.

If V_{OUT} reaches V_{IN} -1V during LIN1 Mode, the SS state is initiated. Otherwise, LIN1 times out after 16 clock counts and the LIN2 Mode is entered.

In LIN2 Mode, the current source is incremented to 850 mA. If V_{OUT} fails to reach V_{IN} -1 V after 64 clock counts, a fault condition is declared.

SS State

Upon the successful completion of the LIN state $(V_{\text{OUT}}\geq V_{\text{IN}})$ 1 V), the regulator begins switching with boost pulses current limited to about 50% of nominal level, incrementing to full scale over a period of 32 clock counts.

If the output fails to achieve 90% of its set point within 96 clock counts at full-scale current limit, a fault condition is declared.

BST State

This is the normal operating mode of the regulator. The regulator uses a minimum t_{OFF} -minimum t_{ON} modulation scheme. Minimum t_{OFF} is proportional to V_{OUT} , which keeps the regulator's switching frequency reasonably constant in CCM. $t_{ON(MIN)}$ is proportional to V_{IN} and is higher if the inductor current reaches 0 before $t_{\text{OFF(MIN)}}$ during the prior cycle. V_{IN}

To ensure that V_{OUT} does not pump significantly above the regulation point, the boost switch remains off as long as $FB > V_{REF}$.

Fault State

The regulator enters the FAULT state under any of the following conditions:

- \bullet V_{OUT} fails to achieve the voltage required to advance from LIN state to SS state.
- V_{OUT} fails to achieve the voltage required to advance from SS state to BST state.
- Sustained (32 CLK counts) pulse-by-pulse current limit during the BST state.
- The regulator moves from BST to LIN state due to a short circuit or output overload (V_{OUT} < V_{IN} -1 V).

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between V_{IN} and V_{OUT} . After waiting 480 CLK counts, a restart is attempted.

Soft-Start and Fault Timing

The soft-start timing for each state, and the fault times, are determined by the fault clock, whose period is inversely proportional to V_{IN} . This allows the regulator more time to charge larger values of C_{OUT} when V_{IN} is lower. With higher V_{IN} , this also reduces power delivered to V_{OUT} during each cycle in current limit.

The number of clock counts for each state is illustrated in Figure 47.

Figure 47. Fault Response into Short Circuit

The fault clock period as a function of V_{IN} is shown in Figure 48.

Figure 49. LIN Mode Current vs. V_{IN}

Over-Temperature Protection (OTP)

The regulator shuts down when the thermal shutdown threshold is reached. Restart, with soft-start, occurs when the IC has cooled by about 30°C.

Over-Current Protection (OCP)

During Boost Mode, the FAN4860 employs a cycle-by-cycle peak current limit to protect switching elements. Sustained current limit, for 32 consecutive fault clock counts, initiates a fault condition.

During an overload condition, as V_{OUT} collapses to approximately $V_{\text{Dir}} = 1 \text{ V}$ the synchronous rectifier is approximately V_{IN} -1 V, the synchronous rectifier immediately switched off and a fault condition is declared.

Automatic restart occurs once the overload/short is removed and the fault timer completes counting.

Application Information

External Component Selection

Table 2 shows the recommended external components for the FAN4860:

Table 2. External Components

Note:

4. A 6.3 V-rated 0603 capacitor may be used for C_{OUT} , such as Murata GRM188R60J225M. All datasheet parameters are valid with the 6.3 V-rated capacitor. Due to DC bias effects, the 10 V capacitor offers a performance enhancement; particularly output ripple and transient response, without any size increase.

Output Capacitance (COUT)

Stability

The effective capacitance (C_{EFF}) of small, high-value, ceramic capacitors decrease as their bias voltage increases, as shown in Figure 50.

(Murata GRM188R60J475K)

FAN4860 is guaranteed for stable operation with the minimum value of C_{EFF} ($C_{EFF(MIN)}$) outlined in Table 3.

Table 3. Minimum C_{EFF} Required for Stability

Operating Conditions		
$V_{IN} (V)$	I_{LOAD} (mA)	$C_{EFF(MIN)}(\mu F)$
2.3 to 4.5	0 to 200	1.5
2.7 to 4.5	0 to 200	1.0
2.3 to 4.5	0 to 150	

CEFF varies with manufacturer, dielectric material, case size, and temperature. Some manufacturers may be able to provide an X5R capacitor in 0402 case size that retains CEFF >1.5 μ F with 5V bias; others may not. If this C_{EFF} cannot be economically obtained and 0402 case size is required, the IC can work with the 0402 capacitor as long as the minimum V_{IN} is restricted to >2.7 V.

For best performance, a 10 V-rated 0603 output capacitor is recommended (Kemet C0603C475K8PAC, or equivalent). Since it retains greater C_{EFF} under bias and over temperature, output ripple can is reduced and transient capability enhanced.

Output Voltage Ripple

Output voltage ripple is inversely proportional to C_{OUT} . During t_{ON} , when the boost switch is on, all load current is supplied by C_{OUT} .

$$
V_{RIPPLE(P-P)} = t_{ON} \bullet \frac{I_{LOAD}}{C_{OUT}}
$$
 (2)

and

$$
t_{ON} = t_{SW} \bullet D = t_{SW} \bullet \left(1 - \frac{V_{IN}}{V_{OUT}}\right)
$$
 (3)

Therefore:

$$
V_{RIPPLE(P-P)} = t_{SW} \cdot \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \cdot \frac{I_{LOAD}}{C_{OUT}}
$$
 (4)

where:

$$
t_{SW} = \frac{1}{f_{SW}} \tag{5}
$$

As can be seen from Equation 4, the maximum V_{RIPPLE} occurs when V_{IN} is minimum and I_{LOAD} is maximum.

Startup

Input current limiting is in effect during soft-start, which limits the current available to charge C_{OUT} . If the output fails to achieve regulation within the time period described in the soft-start section above; a FAULT occurs, causing the circuit to shut down, then restart after a significant time period. If C_{OUT} is a very high value, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high-current load and high capacitance are both present during soft-start, the circuit may fail to achieve regulation and continually attempt soft-start, only to have C_{OUT} discharged by the load when in the FAULT state.

The circuit can start with higher values of C_{OUT} under full load if V_{IN} is higher, since:

$$
I_{OUT} = \left(I_{LIM(PK)} - \frac{I_{RIPPLE}}{2}\right) \cdot \frac{V_{IN}}{V_{OUT}}
$$
(6)

Generally, the limitation occurs in BST Mode.

The FAN4860 starts on the first pass (without triggering a FAULT) under the following conditions for $C_{EFF(MAX)}$:

Table 4. Maximum C_{EFF} for First-Pass Startup

CEFF values shown in Table 4 typically apply to the lowest V_{IN} . The presence of higher V_{IN} enhances ability to start into larger C_{EFF} at full load.

Transient Protection

To protect against external voltage transients caused by ESD discharge events, or improper external connections, some applications employ an external transient voltage suppressor (TVS) and Schottky diode (D1 in Figure 51).

Figure 51. FAN4860 with External Transient Protection

The TVS is designed to clamp the FB line (system V_{OUT}) to +10 V or –2 V during external transient events. The Schottky diode protects the output devices from the positive excursion. The FB pin can tolerate up to 14 V of positive excursion, while both the FB and VOUT pins can tolerate negative voltages.

The FAN4860 includes a circuit to detect a missing or defective D1 by comparing V_{OUT} to FB. If V_{OUT} – FB > about 0.7 V, the IC shuts down. The IC remains shut down until $V_{OUT} < UVLO$ and $V_{IN} < UVLO+0.7$ or EN is toggled.

 C_{OUT2} may be necessary to preserve load transient response when the Schottky is used. When a load is applied at the FB pin, the forward voltage of the D1 rapidly increases before the regulator can respond or the inductor current can change. This causes an immediate drop of up to 300 mV, depending on D1's characteristics if C_{OUT2} is absent. C_{OUT2} supplies instantaneous current to the load while the regulator adjusts the inductor current. A value of at least half of the minimum value of C_{OUT} should be used for C_{OUT2} . C_{OUT2} needs to withstand the maximum voltage at the FB pin as the TVS is clamping.

The maximum DC output current available is reduced with this circuit, due to the additional dissipation of D1.

Layout Guideline

Figure 52. WLCSP Suggested Layout (Top View)

Figure 53. UMLP Suggested Layout (Top View)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without *notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.*

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/UC/UC006AC.pdf.

Physical Dimensions SIDE VIEW TOP VIEW 2X 2X 0.05 0.00 0.55 MAX $\,\langle$ A $7/0.10$ C $\boxed{\bigcirc}$ 0.08 C (0.15) $\overline{\text{c}}$ SEATING PLANE $\overline{2.0}$ 2.0 $\boxed{\bigcirc}$ 0.10 C \bigcirc 0.10 C PIN1 IDENT \overline{A} \boxed{B}

BOTTOM VIEW

NOTES:

0.50 6X

(0.25)

0.35 6X

 \langle A \rangle PACKAGE CONFORMS TO JEDEC MO-229 EXCEPT WHERE NOTED.

RECOMMENDED LAND PATTERN

1.45

0.80 1.80

÷

0.65

- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. LANDPATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY.
- E. DRAWING FILENAME: MKT-UMLP06Erev2.

Figure 55. 6-Lead, UMLP Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/UM/UMLP06E.pdf.

FAIRCHILD

MICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed
applications, and increased cost of production and manufacturing dela proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical
are genuine parts, have full traceability, meet Fa and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Rev. 166

Authorized Distribution Brand:

Website:

Welcome to visit www.ameya360.com

Contact Us:

Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

Sales: \mathbf{w}

- Direct +86 (21) 6401-6692
- Email amall@ameya360.com
- QQ 800077892
- Skype ameyasales1 ameyasales2

Customer Service:

Email service@ameya360.com

Partnership: $\mathcal{P}^{\mathcal{C}}$

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com