BF1100; BF1100R

Dual-gate MOS-FETs

Rev. 02 — 13 November 2007

Product data sheet

IMPORTANT NOTICE

Dear customer,

As from October 1st, 2006 Philips Semiconductors has a new trade name

- NXP Semiconductors, which will be used in future data sheets together with new contact details.

In data sheets where the previous Philips references remain, please use the new links as shown below.

http://www.philips.semiconductors.com use http://www.nxp.com

http://www.semiconductors.philips.com use http://www.nxp.com (Internet)

 $sales. addresses @www.semiconductors.philips.com\ use\ sales addresses @nxp.com\ (email)$

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)

- © Koninklijke Philips Electronics N.V. (year). All rights reserved is replaced with:
- © NXP B.V. (year). All rights reserved. -

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding,

NXP Semiconductors



Dual-gate MOS-FETs

BF1100; BF1100R

FEATURES

- Specially designed for use at 9 to 12 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

 VHF and UHF applications such as television tuners and professional communications equipment.

DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143 or SOT143R package. The transistor consists of an amplifier MOS-FET with source


and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.


CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g 1	gate 1





QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		_	_	14	V
I _D	drain current		_	_	30	mA
P _{tot}	total power dissipation		_	_	200	mW
Tj	operating junction temperature		_	_	150	°C
y _{fs}	forward transfer admittance		24	28	33	mS
C _{ig1-s}	input capacitance at gate 1		_	2.2	2.6	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	_	25	35	fF
F	noise figure	f = 800 MHz	_	2	_	dB

Dual-gate MOS-FETs

BF1100; BF1100R


LIMITING VALUES


In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		_	14	V
I _D	drain current		_	30	mA
I _{G1}	gate 1 current		_	±10	mA
I_{G2}	gate 2 current		_	±10	mA
P _{tot}	total power dissipation	see Fig.3			
	BF1100	up to $T_{amb} = 50 ^{\circ}C$; note 1	_	200	mW
	BF1100R	up to $T_{amb} = 40 ^{\circ}C$; note 1	_	200	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	+150	°C

Note

1. Device mounted on a printed-circuit board.





Dual-gate MOS-FETs

BF1100; BF1100R

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	note 1		
	BF1100		500	K/W
	BF1100R		550	K/W
R _{th j-s}	thermal resistance from junction to soldering point	note 2		
	BF1100	T _s = 92 °C	290	K/W
	BF1100R	T _s = 78 °C	360	K/W

Notes

- 1. Device mounted on a printed-circuit board.
- 2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_i = 25$ °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{(BR)G1-SS}	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 1 \text{ mA}$	13.2	20	V
V _{(BR)G2-SS}	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 1 \text{ mA}$	13.2	20	V
V _{(F)S-G1}	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	V
V _{(F)S-G2}	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	V
V _{G1-S(th)}	gate 1-source threshold voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu A$	0.3	1	V
		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1	V
V _{G2-S(th)}	gate 2-source threshold voltage	$V_{G1-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1.2	V
		$V_{G1-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1.2	V
I _{DSX}	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $R_{G1} = 180 \text{ k}\Omega; \text{ note 1}$	8	13	mA
		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $R_{G1} = 250 \text{ k}\Omega; \text{ note } 2$	8	13	mA
I _{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 12 \text{ V}$	_	50	nA
I _{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 12 \text{ V}$	_	50	nA

Notes

- 1. R_{G1} connects gate 1 to V_{GG} = 9 V; see Fig.27.
- 2. R_{G1} connects gate 1 to V_{GG} = 12 V; see Fig.27.

Dual-gate MOS-FETs

BF1100; BF1100R

DYNAMIC CHARACTERISTICS

Common source; T_{amb} = 25 °C; V_{G2-S} = 4 V; I_D = 10 mA; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y _{fs}	forward transfer admittance	pulsed; T _j = 25 °C				
		V _{DS} = 9 V	24	28	33	mS
		V _{DS} = 12 V	24	28	33	mS
C _{ig1-s}	input capacitance at gate 1	f = 1 MHz				
		V _{DS} = 9 V	_	2.2	2.6	pF
		V _{DS} = 12 V	_	2.2	2.6	pF
C _{ig2-s}	input capacitance at gate 2	f = 1 MHz				
		V _{DS} = 9 V	_	1.6	_	pF
		V _{DS} = 12 V	_	1.4	_	pF
Cos	drain-source capacitance	f = 1 MHz				
		V _{DS} = 9 V	_	1.4	1.8	pF
		V _{DS} = 12 V	_	1.1	1.5	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz				
		V _{DS} = 9 V	_	25	35	fF
		V _{DS} = 12 V	_	25	35	fF
F	noise figure	$f = 800 \text{ MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$				
		V _{DS} = 9 V	_	2	2.8	dB
		V _{DS} = 12 V	_	2	2.8	dB





Fig.5 Gain reduction as a function of the AGC voltage; typical values.

 $T_j = 25 \, ^{\circ}C$.




- (1) R_G = 250 $k\Omega$ to V_{GG} = 12 V
- (2) $R_G = 180 \text{ k}\Omega \text{ to } V_{GG} = 9 \text{ V}$

 f_w = 50 MHz; f_{unw} = 60 MHz; T_{amb} = 25 °C.

Fig.6 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.27.

Dual-gate MOS-FETs

BF1100; BF1100R








Fig.8 Transfer characteristics; typical values.




voltage; typical values.




Dual-gate MOS-FETs

BF1100; BF1100R




 $V_{G2-S} = 4 \text{ V}.$ $T_i = 25 \text{ °C}.$

Fig.11 Drain current as a function of gate 1 current; typical values.




 $V_{G2-S} = 4 \text{ V}.$ R_{G1} connected to $V_{GG}.$ $T_j = 25 \text{ °C}.$

Fig.12 Drain current as a function of gate 1 supply voltage (= V_{GG}) and drain supply voltage; typical values; see Fig.27.



 $V_{DS} = 9 \text{ V; } V_{G2\text{-}S} = 4 \text{ V.}$ $R_{G1} = 180 \text{ k}\Omega \text{ (connected to } V_{GG}); T_j = 25 \text{ °C.}$

Fig.13 Drain current as a function of gate 1 voltage (= V_{GG}); typical values; see Fig.27.



 $V_{DS} = 12 \text{ V; } V_{G2\text{-}S} = 4 \text{ V.}$ $R_{G1} = 250 \text{ k}\Omega \text{ (connected to } V_{GG}); T_j = 25 \text{ °C.}$

Fig.14 Drain current as a function of gate 1 voltage; $(= V_{GG})$; typical values; see Fig.27.

Dual-gate MOS-FETs




Fig.15 Gate 1 current as a function of gate 2 voltage; typical values.







Fig.16 Gate 1 current as a function of gate 2 voltage; typical values.







voltage; typical values; see Fig.27.


Dual-gate MOS-FETs







frequency; typical values.









Dual-gate MOS-FETs




-10³ 10³ ϕ_{rs} $|y_{rs}|$ (μS) (deg) -10² 10² 10 10³ 10² 10 f (MHz) $V_{DS} = 12 \text{ V}; V_{G2} = 4 \text{ V}.$ I_D = 10 mA; T_{amb} = 25 °C. Fig.24 Reverse transfer admittance and phase as


frequency; typical values.







Dual-gate MOS-FETs



Dual-gate MOS-FETs

Table 1 Scattering parameters: $V_{DS} = 9 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

f	S ₁₁	S ₁₁		s ₂₁			S ₂₂	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.986	-3.6	2.528	174.4	0.001	63.7	1.000	-2.0
100	0.983	-7.4	2.531	169.8	0.001	80.7	1.000	-4.2
200	0.974	-14.7	2.490	159.5	0.002	81.0	0.996	-8.1
300	0.960	-21.8	2.446	149.8	0.002	80.3	0.994	-11.9
400	0.953	-28.7	2.412	139.8	0.003	76.3	0.992	-15.7
500	0.933	-35.4	2.341	130.1	0.003	76.5	0.987	-19.4
600	0.915	-42.0	2.283	120.4	0.004	79.0	0.984	-23.0
700	0.895	-47.9	2.205	111.6	0.003	81.5	0.981	-26.7
800	0.880	-53.5	2.146	102.9	0.003	90.8	0.978	-30.3
900	0.864	-59.6	2.087	93.4	0.003	106.6	0.974	-33.9
1000	0.839	-65.0	1.998	84.4	0.003	135.4	0.971	-37.6

Table 2 Noise data: $V_{DS} = 9 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

f	F _{min}	Γ_{opt}		
(MHz)	(dB)	(ratio)	(deg)	'n
800	2.00	0.67	43.9	0.89

Table 3 Scattering parameters: $V_{DS} = 12 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

	S ₁₁		S ₂₁ S ₁₂ S ₂₂		S ₂₁ S ₁₂			
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.986	-3.7	2.478	174.7	0.001	72.2	1.000	-1.6
100	0.984	-7.4	2.480	170.3	0.001	80.9	1.000	-3.5
200	0.974	-14.6	2.440	160.6	0.002	82.7	0.997	-6.6
300	0.960	-21.8	2.400	151.4	0.002	79.9	0.996	-9.7
400	0.953	-28.7	2.371	141.9	0.003	77.7	0.994	-12.8
500	0.933	-35.3	2.306	132.7	0.003	77.1	0.991	-15.8
600	0.915	-41.9	2.255	123.6	0.004	77.1	0.989	-18.7
700	0.894	-47.8	2.183	115.3	0.004	79.3	0.986	-21.7
800	0.879	-53.5	2.131	107.2	0.003	83.9	0.984	-24.6
900	0.863	-59.5	2.080	98.2	0.003	95.1	0.982	-27.5
1000	0.838	-65.0	1.999	89.7	0.003	115.8	0.980	-30.4


Table 4 Noise data: $V_{DS} = 12 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$


f	F _{min}	Γ_{opt}		
(MHz)	(dB)	(ratio)	(deg)	'n
800	2.00	0.66	43.3	0.97

Dual-gate MOS-FETs

BF1100; BF1100R

PACKAGE OUTLINES





Dual-gate MOS-FETs

Legal information

Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

Dual-gate MOS-FETs

Revision history

Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
BF1100_N_2	20071113	Product data sheet	-	BF1100_1		
Modifications: • Fig. 1 and 2 on page 2; Figure note changed						
BF1100_1	19950425	Product specification	-	-		

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com