

December 2014

FSL4110LR 1000 V SenseFET Integrated Power Switch

Description

auxiliary bias winding.

design of a flyback converter.

circuitry.

The FSL4110LR is an integrated pulse width

modulation (PWM) controller and 1000 V avalanche

rugged SenseFET specifically designed for high input voltage offline Switching Mode Power Supplies (SMPS)

with minimal external components. V_{CC} can be supplied

through integrated high-voltage power regulator without

The integrated PWM controller includes a fixedfrequency oscillator, Under-Voltage Lockout (UVLO),

Leading-Edge Blanking (LEB), optimized gate driver,

soft-start, temperature-compensated precise current

sources for loop-compensation, and variable protection

Compared with a discrete MOSFET and PWM controller

solution, the FSL4110LR reduces total cost, component

count, PCB size, and weight; while simultaneously

increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective

Features

- Built-in Avalanche Rugged 1000 V SenseFET
- Precise Fixed Operating Frequency: 50 kHz
- V_{CC} can be supplied from either bias-winding or selfbiasing.
- Soft Burst-Mode Operation Minimizing Audible Noise
- Random Frequency Fluctuation for Low EMI
- Pulse-by-Pulse Current Limit
- Various Protection Functions: Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD) with Hysteresis. Under-Voltage Lockout (UVLO) and Line Over-Voltage Protection (LOVP) with Hysteresis.
- Built-in Internal Startup and Soft-Start Circuit
- Fixed 1.6 s Restart Time for Safe Auto-Restart Mode of All Protections

Applications


- SMPS for Electric Metering
- Auxiliary Power Supply for 3-Phase Input Industrial Systems

Ordering Information

	Operating		Current		Output Power Table ⁽¹⁾		
Part Number		Junction Temperature		R _{DS(ON)} (Max.)	$45{\sim}460 V_{AC}^{(2)}$	85~460 V _{AC} ⁽²⁾	
FSL4110LRN	7-DIP	−40°C ~ 125°C	0.52 A	10 Ω	4 W ⁽³⁾	9 W ⁽³⁾	

Notes:

- 1. The junction temperature can limit the maximum output power.
- 2. Maximum practical continuous power in an open-frame design at 50 °C ambient temperatures.
- 3. Bias winding condition.






Notes:

R_{STR}: See the functional description 1. 4.

Internal Block Diagram

R_{DLY}: See the functional description 3.1. 5.



FSL4110LR — 1000 V SenseFET Integrated Power Switch

FSL4110LR — 1000 V SenseFET Integrated Power Switch

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin #	Name	Description
1	GND	Ground. The SenseFET source terminal on primary side and the internal PWM control ground.
2	V _{cc}	Power Supply Voltage Input. This pin is the positive supply input, which provides the internal operating current for startup and steady-state operation. This voltage is supplied from internal high-voltage regulator via pin 5 (V_{STR}) during startup (see Figure 2). When the external bias voltage is higher than 10 V, internal high voltage regulator is disable. A ceramic capacitor need to be placed as close as possible between this pin and pin 1 (GND). Recommended distance is less than 3 mm.
3	FB	Feedback. This pin is internally connected to the inverting input to the PWM comparator. This pin has a 100 μ A current source internally. The collector of an opto-coupler is typically tied to this pin. A capacitor should be placed between this pin and GND. A resitor should be connected between this pin and pin 2 (V _{CC}) to generate delay current (I _{DELAY}) for overload protection delay time. The resistance should not be exceed 5 M Ω in self-biasing.
4	V _{IN}	Line Over-Voltage Input. This pin is the input of divided line voltage. The voltage is devided by resistors. When this voltage is higher than 2 V, the FSL4110LR is not operationed. If this pin is not used, it should be connected to the ground.
5	V _{STR}	Startup. Connected to the rectified AC line voltage source. At startup, the internal switch supplies internal bias and charges an external storage capacitor placed between V_{CC} pin and ground. Once V_{CC} reaches 12 V, all internal blocks are activated. The internal high-voltage regulator turns on and off to maintain V_{CC} at 10 V without auxiliary bias winding.
6, 7	Drain	Drain. Designed to connect directly to the primary lead of the transformer and capable of switching a maximum of 1000 V. Minimizing the length of the trace connecting these pins to the transformer decreases leakage inductance.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit	
V _{STR}	V _{STR} Pin Voltage			700	V
V _{DS}	Drain Pin Voltage			1000	V
V _{cc}	V _{CC} Pin Voltage			27	V
V_{FB}	Feedback Pin Voltage ⁽⁶⁾		-0.3	12.0	V
VIN	V _{IN} Pin Voltage ⁽⁶⁾		-0.3	12.0	V
I _{DM}	Drain Current Pulsed			4	A
	Continuous Switching Drain Current (7)	T _C =25°C		1	А
I _{DS}	T _C =100°C			0.6	А
E _{AS}	s Single Pulsed Avalanche Energy ⁽⁸⁾			51	mJ
PD	Total Power Dissipation (T _C =25°C) ⁽⁹⁾			1.5	W
Ŧ	Maximum Junction Temperature			150	°C
TJ	Operating Junction Temperature ⁽¹⁰⁾		-40	+125	°C
TSTG	Storage Temperature		-55	+150	°C

Notes:

6. V_{FB} and V_{IN} are clamped by internal clamping diode (11 V, $I_{CLAMP_MAX} < 100 \ \mu$ A).

7. Repetitive peak switching current when the inductive load is assumed: Limited by maximum duty (D_{MAX}=0.73) and junction temperature (see Figure 4).

8. $I_{AS} = 3.2 \text{ A}, L = 10 \text{ mH}, \text{ starting } T_J = 25^{\circ}C$

9. Infinite cooling condition (refer to the SEMI G30-88).

10. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.




Figure 4. Repetitive Peak Switching Current

Thermal Impedance

Symbol	Parameter		Unit
θ _{JA}	Junction-to-Ambient Thermal Impedance ⁽¹¹⁾		°C/W

Note:

11. JEDEC recommended environment, JESD51-2, and test board, JESD51-3, with minimum land pattern.

ESD Capability

Symbol	Parameter Value		Unit
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	5.0	ΚV
230	Charged Device Model, JESD22-C101	2.0	rv

Electrical Characteristics

 T_J =-40°C to 125°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
SenseFET	Γ Section						
BV _{DSS}	Drain-Source Breakdown Voltage ⁽¹²⁾	V _{GS} = 0 V, I _D = 250 μA	1000			V	
I _{DSS}	Zero-Gate-Voltage Drain Current ⁽¹²⁾	V _{DS} = 1000 V, V _{GS} = 0 V			250	μA	
R _{DS(ON)}	Drain-Source On-State Resistance ⁽¹²⁾	$V_{GS} = 10 \text{ V}, I_D = 1.0 \text{ A}$			10	Ω	
CISS	Input Capacitance ⁽¹²⁾⁽¹³⁾	$V_{DS} = 25 V, V_{GS} = 0 V,$		367	477	pF	
Coss	Output Capacitance ⁽¹²⁾⁽¹³⁾	f = 1 MHz		37.5	48.8	pF	
t _{d(on)}	Turn-On Delay Time ⁽¹²⁾			13.7		ns	
t _r	Rise Time ⁽¹²⁾	V _{DD} = 500 V, I _D = 1.0 A,		14		ns	
t _{d(off)}	Turn-Off Delay Time ⁽¹²⁾	$V_{GS} = 10 \text{ V}, \text{ R}_{g} = 25 \Omega$		33		ns	
t _f	Fall Time ⁽¹²⁾			45		ns	
Control S	ection						
f _S	Switching Frequency ⁽¹²⁾	$V_{CC} = 14 \text{ V}, \text{ V}_{FB} = 4 \text{ V}$	46.5	50.0	53.5	kHz	
f _M	Frequency Modulation ⁽¹³⁾			±1.5		kHz	
D _{MAX}	Maximum Duty Ratio	$V_{CC} = 14 \text{ V}, \text{ V}_{FB} = 4 \text{ V}$	61	67	73	%	
I _{FB}	Feedback Source Current ⁽¹²⁾	$V_{FB} = 0 V$	70	100	130	μA	
V _{START}		$V_{FB} = 0 V, V_{CC}$ Sweep	11	12	13	V	
V_{STOP}	UVLO Threshold Voltage	After Turn-on, $V_{FB} = 0 V$	7	8	9	v	
t _{S/S}	Internal Soft-Start Time	V_{STR} = 40 V, V_{CC} Sweep		20		ms	
Burst-Mod	de Section						
V _{BURH}		V _{CC} = 14 V, V _{FB} Sweep	0.45	0.50	0.55	V	
VBURL	Burst-Mode Voltage ⁽¹²⁾		0.35	0.40	0.45	V	
V _{HYS}				100		mV	
Protection	n Section			•	•		
I _{LIM}	Peak Drain Current Limit ⁽¹²⁾	di/dt = 240 mA/µs	0.45	0.52	0.59	Α	
VOLP	Overload Protection ⁽¹²⁾	V _{CC} = 14 V, V _{FB} Sweep	4.0	4.4	4.8	V	
VAOCP	Abnormal Over-Current Protection ⁽¹³⁾			1.0		V	
t _{LEB}	Leading-Edge Blanking Time ⁽¹³⁾⁽¹⁴⁾			250		ns	
t _{CLD}	Current Limit Delay Time ⁽¹³⁾				200	ns	
V _{OVP}	Over-Voltage Protection	V _{CC} Sweep	23.0	24.5	26.0	V	
V _{INH}	Line Over-Voltage Protection Threshold Voltage	V_{CC} = 14 V, V_{IN} Sweep	1.9	2.0	2.1	V	
VINHYS	Line Over-Voltage Protection Hysteresis ⁽¹²⁾	V_{CC} = 14 V, V_{IN} Sweep		100		mV	
t _{DELAY}	Overload Protection Delay			100		ms	
t _{restart}	Restart Time After Protection ⁽¹³⁾			1.6		S	
TSD		Shutdown Temperature	130	140	150	~~	
T _{HYS}	Thermal Shutdown Temperature ⁽¹³⁾	Hysteresis		60		- °C	

Continued on the following page...

Electrical Characteristics (Continued)

 T_J =-40°C to 125°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
High Volta	age Regulator Section					
V _{HVREG}	HV Regulator Voltage	$V_{FB} = 0 V$, $V_{STR} = 40 V$	9	10	11	V
Total Dev	ice Section					
I _{OP}	Operating Supply Current, (Control Part in Burst Mode) ⁽¹²⁾	V _{CC} = 14 V, V _{FB} = 0 V		0.40	0.50	mA
I _{OPS}	Operating Switching Current, (Control Part and SenseFET Part) ⁽¹²⁾	V _{CC} = 14 V, V _{FB} = 2 V		1.00	1.35	mA
I _{START}	Start Current ⁽¹²⁾	V _{CC} = 11 V (Before V _{CC} Reaches V _{START})		160	240	μA
I _{CH}	Startup Charging Current ⁽¹²⁾	$V_{CC} = V_{FB} = 0 \text{ V}, V_{STR} = 40 \text{ V}$	1.5	2.0		mA
V _{STR}	Minimum V_{STR} Supply Voltage	C_{VCC} = 0.1 µF, V _{STR} Sweep			26	V


Notes:

12. $T_J = 25^{\circ}C$.

13. Although these parameters are guaranteed, they are not 100% tested in production.


14. t_{LEB} includes gate turn-on time.

© 2014 Fairchild Semiconductor Corporation FSL4110LR • Rev. 1.2



Typical Performance Characteristics (Continued)

Characteristic graphs are normalized at $T_A=25^{\circ}C$.



Functional Description

1. Startup and High-Voltage Regulator

During startup, an internal high-voltage current source (I_{CH}) of the high-voltage regulator (HV_{REG}) supplies the internal bias current (I_{START}) and charges the external capacitor (C_{VCC}) connected to V_{CC} pin, as shown in Figure 17. This internal high-voltage current source is enabled until V_{CC} reaches V_{START} (12 V). During steady-state operation, this internal high-voltage regulator (HV_{REG}) maintains the V_{CC} with 10 V and provides operating switching current (I_{OPS}) for all internal circuits. Therefore, FSL4110LR needs no external bias circuit. The high-voltage regulator is disabled when V_{CC} supplied by the external bias is higher than 10 V. However in the case of self-biasing, power consumption is increased.




Figure 17. Startup and HV_{REG} Block

The startup resistor (R_{STR}) can be calculated by the following equation (1).

$$R_{STR} \le \frac{V_{DC_MIN} - V_{START}}{I_{CH}}$$
(1)

where, $I_{OPS} < I_{CH} < 2$ mA,

 $R_{STR} + R1 = R2 + R3$

2. Feedback Control


FSL4110LR employs current-mode control scheme. An opto-coupler (such as FOD817) and shunt regulator (such as KA431) in secondary-side are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across R_{SENSE} resistor makes it possible to control the switching duty cycle. When the input voltage is increased or the output load is decreased, reference input voltage of shunt regulator is increased. If this voltage exceeds internal reference voltage of shunt regulator, opto-diode's current of the opto-coupler increases, pulling down the feedback voltage and reducing drain current.

2.1. Pulse-by-Pulse Current Limit

Because current-mode control is employed, the peak current flowing through the SenseFET is limited by the inverting input of PWM comparator, as shown in Figure 18. Assuming that 100 μ A current source (I_{FB}) flows only through the internal resistors (3R + R = 24 k Ω), the cathode voltage of diode D2 is about 2.4 V. Since D1 is blocked when feedback voltage (V_{FB}) exceeds 2.4 V,

the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current of the SenseFET is limited at:







2.2. Leading Edge Blanking (LEB)

At the instant, the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, FSL4110LR employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for t_{LEB} (250 ns) after the SenseFET is turned on.

3. Protection Circuits

The protective functions include Overload Protection (OLP), Over-Voltage Protection (OVP), Under-Voltage Lockout (UVLO), Abnormal Over-Current Protection (AOCP), and Thermal Shutdown (TSD). All of the protections operate in auto-restart mode as shown in Figure 19. Since these protection circuits are fully integrated inside the IC without external components, reliability is improved without increasing cost and PCB space. If a fault condition occurs, switching is terminated and the SenseFET remains off. At the same time, internal protection timing control is activated to decrease power consumption and stress on passive and active components during auto-restart. When internal protection timing control is activated, V_{CC} is regulated with 10 V through the internal high-voltage regulator while switching is terminated. This internal protection timing control continues until restart time (1.6 s) duration is finished. After counting to 1.6 s, the internal high-voltage regulator is disabled and V_{CC} is decreased. When V_{CC} reaches the UVLO stop voltage, VSTOP (8 V), the protection is reset and the internal highvoltage current source charges the V_{CC} capacitor via the high voltage startup pin (V_{STR}) again. When V_{CC} reaches the UVLO start voltage, V_{START} (12 V), the FSL4110LR resumes normal operation. In this manner, auto-restart function can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.





Figure 19. Auto-Restart Protection Waveforms

3.1. Overload Protection (OLP)

Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in normal operation, the overload protection circuit can be triggered during load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited. If the output consumes more than this maximum power, the output voltage decreases below the set voltage. This reduces the current through the optodiode, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.4 V, internal diode D1 is blocked and the current (I_{DLY}) by R_{DLY} starts to charge C_{FB}. If feedback voltage reaches 4.4 V, internal fixed delay time (t_{DELAY}) starts counting. If feedback voltage maintains over 4.4 V after t_{DELAY} (100 ms), the switching operation is terminated (see Figure 20). The internal OLP circuit is shown in Figure 21.






Figure 21. OLP Circuit

Recommended the R_{DLY} value is less than 5 M Ω in selfbiasing. The delay time (t_{DLY}) can be calculated by equation (3).

$$t_{DLY} = -R_{DLY} \times C_{FB} \times \ln\left(1 - \frac{2}{V_{CC} - 2.4}\right)$$
(3)

Example:


When, $R_{DLY} = 3 M\Omega$, $C_{FB} = 68 nF$, $V_{CC} = 15 V$,


 $t_{DLY} = 35 \text{ ms}$


... Total delay time for OLP: 135 ms

3.2. Abnormal Over-Current Protection (AOCP)

When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Overload protection is not enough to protect the FSL4110LR in that abnormal case (see Figure 22); since severe current stress is imposed on the SenseFET until OLP is triggered. The internal AOCP circuit is shown in Figure 23. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing-resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the high signal is applied to input of the NOR gate, resulting in the shutdown of the SMPS.








3.3. Over-Voltage Protection (OVP)

If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then V_{FB} climbs in a similar manner to the overload situation, forcing the preset maximum drain current to flow until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is triggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the V_{CC} is proportional to the output voltage when the bias-winding is used and the FSL4110LR uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5 V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.5 V in the normal conditions. The internal OVP circuit is shown in Figure 24.






3.4. Thermal Shutdown (TSD)

The SenseFET and control IC integrated on the same package makes it easier to detect the temperature of the SenseFET. When the junction temperature exceeds 140°C, thermal shutdown is activated. The FSL4110LR is restarted when the temperature decreases by 60°C within $t_{RESTART}$ (1.6 s).

3.5. Line Over-Voltage Protection (LOVP)

If the line input voltage is increased to an undesirable level, high line input voltage creates high-voltage stress on the entire system. To protect the SMPS from this abnormal condition, LOVP is included. It is comprised of detecting $V_{\rm IN}$ voltage by using divided resistors. When voltage of $V_{\rm IN}$ voltage is higher than 2.0 V, this condition is recognized as an abnormal error and PWM switching shuts down until voltage of $V_{\rm IN}$ voltage decreases to

around 1.9 V within t_{RESTART} (see Figure 25). The internal LOVP circuit is shown in Figure 26.








Figure 26. LOVP Circuit

Equation (4) calculates the level of input over-voltage to RMS value.

$$R2 = \frac{V_{INH} \times R1}{V_{DC} - V_{INH}} \tag{4}$$

The resistance of divided resistor can be adjusted as necessary. Small resistance can bring relatively large stand-by power consumption at light-load condition. To avoid this situation, a several M Ω resistor is recommended. For stable operation, a several M Ω resistor should accompany a capacitor (C_{VIN}) with hundreds of pF capacitance between the V_{IN} pin and GND.

4. Oscillator Block

The oscillator frequency is set internally and the FSL4110LR has a random frequency fluctuation function as shown in Figure 27. Fluctuation of the switching frequency can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The range of frequency variation is fixed internally; however, its selection is randomly chosen by the combination of an external feedback voltage and an internal freerunning oscillator. This randomly chosen switching frequency effectively spreads the EMI noise near switching frequency and allows the use of a cost-effective inductor instead of an AC input line filter to satisfy world-wide EMI requirements.




Figure 27. Frequency Fluctuation Waveforms

5. Soft-Start

The internal soft-start circuit slowly increases the SenseFET current after it starts. The typical soft-start time is 20 ms, as shown in Figure 28, where progressive increments of the SenseFET current are allowed during startup. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is gradually increased to smoothly establish the required output voltage. Soft-start also helps to prevent transformer saturation and reduces stress on the secondary diode.





Figure 28. Internal Soft-Start

6. Burst Mode Operation

To minimize power dissipation in standby mode, the FSL4110LR enters burst mode. As the load decreases, the feedback voltage decreases. The device automatically enters burst mode when the feedback voltage drops below V_{BURL} (400 mV), as shown in Figure 29. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes VBURH (500 mV), switching resumes. Feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the SenseFET, reducing switching loss in standby


mode. Additionally to reduce the audible noise softburst is implemented.




7. Line Compensation

All of switching devices have their own inherent propagation delays. This propagation delay will cause a current limit delay defined as t_{CLD} . Because there is a current limit delay, t_{CLD} , there is a difference in the current peak between low and high input voltage. The variance in the current peak is related to the difference between the input voltages, a wider gap in input voltage will result in a greater variance of the current peak.


In order to have a constant current peak regardless of the input voltage, line compensation is required. FSL4110LR has line compensation, so the real peak value of high input voltage is similar to that of low input voltage. t_{CLD} effect could be neglected as showed Figure 30.






NOTES :

- A. REFERENCE JEDEC MS-001, VARIATION BA EXCEPT FOR NUMBER OF LEADS.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- E. DRAWING FILE NAME: MKT-NA07Drev1





DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
		Rev. 173



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com