
- Available in 5-V, 4.85-V, 3.3-V, 3.0-V, and 2.5-V Fixed-Output and Adjustable Versions
- Dropout Voltage <85 mV Max at I_O = 100 mA (TPS7250)
- Low Quiescent Current, Independent of Load, 180 μA Typ
- 8-Pin SOIC and 8-Pin TSSOP Package
- Output Regulated to ±2% Over Full Operating Range for Fixed-Output Versions
- Extremely Low Sleep-State Current, 0.5 μA Max
- Power-Good (PG) Status Output

description

The TPS72xx family of low-dropout (LDO) voltage regulators offers the benefits of low-dropout voltage, micropower operation, and miniaturized packaging. These regulators feature extremely low dropout voltages and quiescent currents compared to conventional LDO regulators. Offered in small-outline integrated-circuit (SOIC) packages and 8-terminal thin shrink small-outline (TSSOP), the TPS72xx series devices are ideal for cost-sensitive designs and for designs where board space is at a premium.

A combination of new circuit design and process innovation has enabled the usual pnp pass transistor to be replaced by a PMOS device. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low – maximum of 85 mV at 100 mA of load current (TPS7250) – and is directly proportional to the load current (see Figure 1). Since the PMOS pass



[†]SENSE – Fixed voltage options only (TPS7225, TPS7230, TPS7233, TPS7248, and TPS7250)

[‡]FB – Adjustable version only (TPS7201)




Figure 1. Typical Dropout Voltage Versus Output Current

element is a voltage-driven device, the quiescent current is very low (300 µA maximum) and is stable over the entire range of output load current (0 mA to 250 mA). Intended for use in portable systems such as laptops and cellular phones, the low-dropout voltage and micropower operation result in a significant increase in system battery operating life.

The TPS72xx also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to $0.5 \,\mu$ A maximum at T_J = 25°C. Other features include a power-good function that reports low output voltage and may be used to implement a power-on reset or a low-battery indicator.

The TPS72xx is offered in 2.5-V, 3-V, 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

AVAILABLE OPTIONS OUTPUT VOLTAGE PACKAGED DEVICES (V) **CHIP FORM** Тj SMALL OUTLINE (Y) PDIP TSSOP MIN TYP MAX (D) (P) (PW) 4.9 5 5.1 TPS7250QD TPS7250QP TPS7250QPWR TPS7250Y 4.75 4.85 4.95 TPS7248QD TPS7248QP TPS7248QPWR **TPS7248Y** 3.23 3.3 3.37 TPS7233QD TPS7233QP TPS7233QPWR **TPS7233Y** -55°C to 150°C TPS7230QPWR 2.94 TPS7230QD TPS7230QP TPS7230Y 3 3.06 TPS7225QD TPS7225QP TPS7225QPWR TPS7225Y 2.45 2.5 2.55 Adjustable TPS7201QD TPS7201QPWR TPS7201QP TPS7201Y 1.2 V to 9.75 V

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS7250QDR). The PW package is only available left-end taped and reeled. The TPS7201Q is programmable using an external resistor divider (see application information). The chip form is tested at 25°C.



[‡]TPS7225Q, TPS7230Q, TPS7233Q, TPS7248Q, TPS7250Q (fixed-voltage options)


NOTE A: Capacitor selection is nontrivial. See application information section for details.


Figure 2. Typical Application Configuration



TPS72xx chip information

These chips, when properly assembled, display characteristics similar to the TPS72xxQ. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





RESISTOR DIVIDER OPTIONS

DEVICE	R1	R2	UNIT
TPS7201	0	~	Ω
TPS7225	257	233	kΩ
TPS7230	357	233	kΩ
TPS7233	420	233	kΩ
TPS7248	726	233	kΩ
TPS7250	756	233	kΩ

NOTE A: Resistors are nominal values only.

COMPONENT C	OUNT
MOS transistors	108
Bilpolar transistors	41
Diodes	4
Capacitors	15
Resistors	75

§ Switch positions are shown with \overline{EN} low (active).

¶ For most applications, SENSE should be externally connected to OUT as close as possible to the device.

For other implementations, refer to the SENSE-pin connection discussion in application information section.



TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY **MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS**

SLVS102G - MARCH 1995 - REVISED JUNE 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range [‡] , V _I , PG, SENSE, EN	
Output current, I _O	
Continuous total power dissipation	See Dissipation Rating Tables 1 and 2
Operating virtual junction temperature range, T _J	−55°C to 150°C
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURE (see Note 1 and Figure 3)

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
Р	1175 mW	8.74 mW/°C	782 mW	650 mW	301 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW


DISSIPATION RATING TABLE 2 - CASE TEMPERATURE (see Note 1 and Figure 4)

PACKAGE	T _C ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 70°C POWER RATING	T _C = 85°C POWER RATING	T _C = 125°C POWER RATING
D	2063 mW	16.5 mW/°C	1320 mW	1073 mW	413 mW
Р	2738 mW	20.49 mW/°C	1816 mW	1508 mW	689 mW
PW	2900 mW	23.2 mW/°C	1856 mW	1508 mW	580 mW

NOTE 1: Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum of 150°C. For guidelines on maintaining junction temperature within the recommended operating range, see application information section.

MAXIMUM CONTINUOUS DISSIPATION vs

MAXIMUM CONTINUOUS DISSIPATION





recommended operating conditions

		MIN	MAX	UNIT
	TPS7201Q	3	10	
	TPS7225Q	3.65	10	
Input voltage, V _I †	TPS7230Q	3.96	10	V
	TPS7233Q	3.98	10	v
	TPS7248Q	5.24	10	
	TPS7250Q	5.41	10	
High-level input voltage at EN, VIH		2		V
Low-level input voltage at EN, VIL			0.5	V
Output current, IO		0	250	mA
Operating virtual junction temperature, TJ		-40	125	°C

† Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, *the usable range can be extended for lighter loads*. To calculate the minimum input voltage for the maximum load current used in a given application, use the following equation:

 $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$

Because the TPS7201 is programmable, $r_{DS(on)}$ should be used to calculate V_{DO} before applying the above equation. The equation for calculating V_{DO} from $r_{DS(on)}$ is given in Note 3 under the TPS7201 electrical characteristics table. The minimum value of 3 V is the absolute lower limit for the recommended input-voltage range for the TPS7201.



electrical characteristics, I_O = 10 mA, \overline{EN} = 0 V, C_O = 4.7 μ F (CSR[†] = 1 Ω), SENSE/FB shorted to OUT (unless otherwise noted)

DADAMETED	TEAT CON			TPS72xxQ				
PARAMETER	TEST CON	IDITIONS+	TJ	MIN	TYP	MAX	UNIT	
Ground current (active mode)	EN ≤ 0.5 V,	V _I = V _O + 1 V,	25°C		180	225	μA	
Ground current (active mode)	$0 \text{ mA} \leq I_O \leq 250 \text{ mA}$	1 0	-40°C to 125°C			325	μΑ	
Input current (standby mode)		2 (1 < 1) < 10 (1)	25°C			0.5	μA	
input current (standby mode)	$\overline{EN} = V_{I},$	$3 V \le V_I \le 10 V$	-40°C to 125°C			1	μΑ	
Output current limit threshold	$V_{O} = 0 V$	VI = 10 V	25°C		0.6	1	A	
Output current limit trireshold	vO = 0 v	V = 10 V				1.5	A	
Pass-element leakage current in		$2V \leq V \leq 10V$	25°C			0.5	μA	
standby mode	EN = V _I ,	$3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	-40°C to 125°C			1	μΑ	
PC lookage ourrant		Normal operation	25°C			0.5	μA	
PG leakage current	V _{PG} = 10 V,		-40°C to 125°C			0.5	μΑ	
Output voltage temperature coefficient			-40°C to 125°C		31	75	ppm/°C	
Thermal shutdown junction temperature					165		°C	
EN legis high (standby mode)	$3 V \leq V_I \leq 6 V$		-40°C to 125°C	2			v	
EN logic high (standby mode)	$6 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$		-40 C to 125 C	2.7			v	
EN le sie leur (e stive me de)	$3 V \le V_1 \le 10 V$		25°C			0.5	v	
EN logic low (active mode)	$3 \vee \leq \vee \leq 10 \vee$		-40°C to 125°C			0.5	v	
EN hysteresis voltage			25°C		50		mV	
	$0 V \le V_1 \le 10 V$		25°C	-0.5		0.5		
EN input current	$0 \ v \leq v \leq 10 \ v$		-40°C to 125°C	-0.5		0.5	μA	
Minimum V. for active page element			25°C		1.9	2.5	v	
Minimum V_{I} for active pass element			-40°C to 125°C			2.5	v	
Minimum V/, for valid PC	100 - 200		25°C		1.1	1.5	v	
Minimum V _I for valid PG	I _{PG} = 300 μA		-40°C to 125°C			1.9	v	

[†] CSR(compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



TPS7201Q electrical characteristics, $I_0 = 10 \text{ mA}$, $V_I = 3.5 \text{ V}$, $\overline{EN} = 0 \text{ V}$, $C_0 = 4.7 \mu \text{F}$ (CSR[†] = 1 Ω), FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEAT OO	TEST CONDITIONS [‡]		TPS7201Q			UNIT	
PARAMETER	TEST CO	NDITIONS+	Тј	MIN	TYP	MAX	UNIT	
Reference voltage (measured	V _I = 3.5 V,	I _O = 10 mA	25°C		1.188		V	
at FB with OUT connected to FB)	$3 V \le V_I \le 10 V$, See Note 2	$5 \text{ mA} \le I_O \le 250 \text{ mA},$	-40°C to 125°C	1.152		1.224	V	
Reference voltage temperature coefficient			-40°C to 125°C		31	75	ppm/°C	
	V _I = 2.4 V,§	$50 \ \mu A \le I_O \le 100 \ mA$	25°C		2.1			
	V _I = 2.4 V,§	$100 \text{ mA} \le I_O \le 200 \text{ mA}$	25°C		2.9			
Pass-element series	V ₁ = 2.9 V,	$50 \ \mu A \le I_{O} \le 250 \ mA$	25°C		1.6	2.7	Ω	
resistance (see Note 3)	$v_1 = 2.9 v_1$	50 μA ≤ 10 ≤ 250 IIIA	-40°C to 125°C			4.5	<u> </u>	
	V _I = 3.9 V,	$50 \ \mu A \le I_O \le 250 \ mA$	25°C		1			
	V _I = 5.9 V,	$50 \ \mu A \le I_O \le 250 \ mA$	25°C		0.8]	
	V _I = 3 V to 10 V,	50 μ A ≤ I _O ≤ 250 mA,	25°C			23	mV	
Input regulation	See Note 2		-40°C to 125°C			36	mv	
Output an and at its	$I_{O} = 5$ mA to 250 mA, See Note 2 $I_{O} = 50 \mu A$ to 250 mA,	$3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	25°C		15	25	mV	
		·	-40°C to 125°C			36		
Output regulation		$3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	25°C		17	27		
	See Note 2		-40°C to 125°C			43		
		10 50 114	25°C	49	60		dB	
Ripple rejection	f = 120 Hz	I _O = 50 μA	-40°C to 125°C	32				
Rippie rejection	1 = 120 HZ	I _O = 250 mA,	25°C	45	50			
		See Note 2	-40°C to 125°C	30				
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz	
		C _O = 4.7 μF	25°C		235			
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		190		μVrms	
	001(1 = 1 12	C _O = 100 μF	25°C		125		1	
PG trip-threshold voltage¶	V _{FB} voltage decreasing	g from above VPG	-40°C to 125°C		0.95× VFB(nom)		V	
PG hysteresis voltage¶	Measured at V _{FB}		25°C		12		mV	
	4004	N 0.40 M	25°C		0.1	0.4	V	
PG output low voltage¶	I _{PG} = 400 μA,	V _I = 2.13 V	-40°C to 125°C			0.4	V	
			25°C	-10	0.1	10	~ ^	
FB input current			-40°C to 125°C	-20		20	nA	

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ This voltage is not recommended.

¶ Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 2. When $V_I < 2.9$ V and $I_O > 100$ mA simultaneously, pass element $r_{DS(OR)}$ increases (see Figure 10) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

3. To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$

 $r_{DS(on)}$ is a function of both output current and input voltage. The parametric table lists $r_{DS(on)}$ for V_I = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figures 10 and 11.



TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS

SLVS102G - MARCH 1995 - REVISED JUNE 2000

TPS7225Q electrical characteristics, I_Q = 10 mA, V_I = 3.5 V, \overline{EN} = 0 V, C_Q = 4.7 µF (CSR[†] = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

DADAMETED			-	TPS7225Q				
PARAMETER	TEST CON	IDITIONS [‡]	Тј	MIN	TYP	MAX	UNIT	
Outenteelteere	V _I = 3.5 V,	l _O = 10 mA	25°C		2.5			
Output voltage	$3.5 \text{ V} \leq \text{V}_I \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	2.45		2.55	V	
Description	la 250 mA	\/· 0.07.\/	25°C		560	850	mV	
Dropout voltage	I _O = 250 mA,	V _I = 2.97 V	-40°C to 125°C			1.1	V	
Pass-element series resistance	(2.97 V – V _O)/I _O ,	V _I = 2.97 V,	25°C		2.24	3.4	Ω	
Pass-element series resistance	I _O = 250 mA	-	-40°C to 125°C			3.84	52	
Input regulation	V _I = 3.5 V to 10 V,	$E0 = 0 \leq l_{a} \leq 2E0 = 0$	25°C		9	27	mV	
Input regulation	$v_{\rm I} = 5.5 v 10 10 v,$	$50 \ \mu A \le I_O \le 250 \ mA$	-40° C to 125° C			33	mv	
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	25 V < V < 10 V	25°C		28	36		
Output regulation	10 = 5 mA to 250 mA,	5.5 V 2 V 2 10 V	-40° C to 125° C			60	mV	
	I_{O} = 50 µA to 250 mA, 3.5 V \leq V _I \leq 10 V	$2 \in \mathcal{V} \subset \mathcal{V} \subset \mathcal{I} \cap \mathcal{V}$	25°C		24	41	mv	
		$5.5 V \leq V \leq 10 V$	-40°C to 125°C			73		
			25°C	47	58		dB	
Ripple rejection	f = 120 Hz		-40°C to 125°C	45				
Rippie rejection	1 = 120 HZ		25°C	40	46			
		I _O = 250 mA	-40° C to 125° C	38				
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz	
		C _O = 4.7 μF	25°C		248			
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		200		μVrms	
	00101 = 1 32	C _O = 100 μF	25°C		130			
PG trip-threshold voltage	VO voltage decreasing	from above VPG	-40°C to 125°C		0.95× V _{O(nom)}		V	
PG hysteresis voltage			25°C		50		mV	
			25°C		0.3	0.44		
PG output low voltage	I _{PG} = 1.2 mA,	V _I = 2.13 V	-40°C to 125°C			0.5	V	

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

[‡]Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



TPS7230Q electrical characteristics, I_0 = 10 mA, V_I = 4 V, \overline{EN} = 0 V, C_0 = 4.7 μ F (CSR[†] = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON		T.	Т	PS7230Q		UNIT
PARAMETER	TEST CON	IDITION5+	Тј	MIN	TYP	MAX	UNIT
Output voltage	V _I = 4 V,	I _O = 10 mA	25°C		3		V
Oulput voltage	$4 \text{ V} \leq \text{V}_I \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	2.94		3.06	v
	I _O = 100 mA,	V _I = 2.97 V	25°C		145	185	
Dreneutuellese	IO = 100 IIIA,	v] = 2.97 v	-40°C to 125°C			270	mV
Dropout voltage	1- 050 mA	VI = 2.97 V	25°C		390	502	mv
	I _O = 250 mA,	V = 2.97 V	-40°C to 125°C			900	
Pass-element series resistance	(2.97 V – V _O)/I _O ,	V _I = 2.97 V,	25°C		1.56	2.01	Ω
Fass-element series resistance	I _O = 250 mA	-	-40°C to 125°C			3.6	52
Input regulation	$V_{I} = 4 V \text{ to } 10 V,$	$50 \pm 0 \leq \log \leq 250 = 0$	25°C		9	27	m)/
Input regulation	$v_{1} = 4 v to 10 v,$	$50 \ \mu A \le I_O \le 250 \ mA$	-40° C to 125° C			33	mV
Output regulation	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		34	45	mV
	10 = 5 mA to 250 mA,		-40°C to 125°C			74	
	I_{O} = 50 μ A to 250 mA,	$4 V \le V_I \le 10 V$	25°C		42	60	mv
			-40°C to 125°C			98	
		Iο = 50 μA	25°C	45	56		
Ripple rejection	f = 120 Hz	$IO = 50 \mu A$	-40°C to 125°C	44			dD
Rippie rejection	1 = 120 Hz	L 050 A	25°C	40	45		dB
		I _O = 250 mA	-40°C to 125°C	38			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C _O = 4.7 μF	25°C		256		
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		206		μVrms
	001(1 = 1 52	C _O = 100 μF	25°C		132		
PG trip-threshold voltage	V _O voltage decreasing	from above V _{PG}	-40°C to 125°C		0.95 × VO(nom)		V
PG hysteresis voltage			25°C		50		mV
			25°C		0.25	0.44	.,
PG output low voltage	IPG = 1.2 mA,	VI = 2.55 V	-40°C to 125°C			0.44	V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS

SLVS102G - MARCH 1995 - REVISED JUNE 2000

TPS7233Q electrical characteristics, I_Q = 10 mA, V_I = 4.3 V, \overline{EN} = 0 V, C_Q = 4.7 µF (CSR[†] = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

	TEST CONDITIONS [‡]		T.	TPS7233Q			UNIT
PARAMETER	TEST CON	DITIONS+	Тј	MIN	TYP	MAX	UNIT
	V _I = 4.3 V,	I _O = 10 mA	25°C		3.3		v
Output voltage	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	3.23		3.37	v
	la 10 mA	VI. 2.02.V	25°C		14	20	
	I _O = 10 mA,	V _I = 3.23 V	-40°C to 125°C			30	
Dranaut valtara	$I_{O} = 100 \text{ mA},$	1/1 = 2.22 1/	25°C		140	180	mV
Dropout voltage	IO = 100 IIIA,	V _I = 3.23 V	-40° C to 125° C			232	IIIV
	I _O = 250 mA,	V _I = 3.23 V	25°C		360	460	
	IO = 250 IIIA,	v] = 3.23 v	-40° C to 125° C			610	
Pass-element series resistance	(3.23 V – V _O)/I _O ,	V _I = 3.23 V,	25°C		1.5	1.84	Ω
Fass-element series resistance	I _O = 250 mA		-40° C to 125° C			2.5	52
Input regulation	1/4 = 4.2 // to 10 //	50 μA ≤ I _O ≤ 250 mA	25°C		8	25	mV
Input regulation	V _I = 4.3 V to 10 V,	$50 \ \mu\text{A} \le 10 \le 250 \ \text{IIIA}$	-40° C to 125° C			33	
Output regulation	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		32	42	
			-40° C to 125° C			71	mV
Output regulation	$I_{O} = 50 \ \mu A \text{ to } 250 \ m A,$	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		41	55	IIIV
			-40°C to 125°C			98	
		I _O = 50 μA	25°C	40	52		
Ripple rejection	f = 120 Hz	ΙΟ = 30 μΑ	-40° C to 125° C	38			dB
	1 = 120112	IO = 250 mA	25°C	35	44		uD
		10 = 250 MA	-40°C to 125°C	33			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C _O = 4.7 μF	25°C		265		
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		212		μVrms
	00101 = 1 32	C _O = 100 μF	25°C		135		
PG trip-threshold voltage	VO voltage decreasing	from above VPG	-40°C to 125°C		0.95× V _{O(nom)}		V
PG hysteresis voltage			25°C		32		mV
PG output low voltage		V: 0.0.V	25°C		0.22	0.4	v
r G output low voltage	I _{PG} = 1.2 mA,	V ₁ = 2.8 V	-40°C to 125°C			0.4	V

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

[‡]Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



TPS7248Q electrical characteristics, $I_0 = 10$ mA, $V_I = 5.85$ V, $\overline{EN} = 0$ V, $C_0 = 4.7 \ \mu\text{F}$ (CSR[†] = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON		т.	Т	PS7248Q		UNIT
PARAMETER	TEST CON	DITIONS+	Тј	MIN	TYP	MAX	UNII
	V _I = 5.85 V,	I _O = 10 mA	25°C		4.85		v
Output voltage	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le I_{O} \le 250 \text{ mA}$	-40°C to 125°C	4.75		4.95	v
	1- 10		25°C		10	19	
	I _O = 10 mA,	V _I = 4.75 V	-40°C to 125°C			30	
	1- 400 mA		25°C		90	100	
Dropout voltage	I _O = 100 mA,	V _I = 4.75 V	-40°C to 125°C			150	mV
			25°C		216	250	
	I _O = 250 mA,	V _I = 4.75 V	-40°C to 125°C			285	
Deservation and the state of the second	(4.75 V – V _O)/I _O ,	V _I = 4.75 V,	25°C		0.8	1	0
Pass-element series resistance	$I_{O} = 250 \text{ mA}$		-40°C to 125°C			1.4	Ω
	$V_{1} = 5.85 V_{1} \pm 0.10 V_{2}$	$50 \ \mu A \le I_O \le 250 \ mA$	25°C			34	mV
Input regulation	V _I = 5.85 V to 10 V,		-40°C to 125°C			50	
	I _O = 5 mA to 250 mA,	5.85 V ≤ V _I ≤ 10 V	25°C		43	55	1 mV
			-40°C to 125°C			95	
Output regulation	$I_{O} = 50 \ \mu A$ to 250 mA,	5.85 V \leq V _I \leq 10 V	25°C		55	75	
			-40°C to 125°C			135	
			25°C	42	53		dB
	((00))	l _O = 50 μA	-40°C to 125°C	36			
Ripple rejection	f = 120 Hz		25°C	36	46		
		I _O = 250 mA	-40°C to 125°C	34			
Output noise spectral density	f = 120 Hz	•	25°C		2		μV/√I
		C _O = 4.7 μF	25°C		370		
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF	25°C		290		μVrm
	$CSR^{\dagger} = 1 \Omega$	$C_{O} = 100 \mu\text{F}$	25°C		168		
PG trip-threshold voltage	V _O voltage decreasing	1	-40°C to 125°C	,	0.95 × VO(nom)		V
PG hysteresis voltage			25°C		50		m۷
			25°C		0.2	0.4	<i></i>
PG output low voltage	IPG = 1.2 mA,	Vj = 4.12 V	-40°C to 125°C			0.4	V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS

SLVS102G - MARCH 1995 - REVISED JUNE 2000

TPS7250Q electrical characteristics, I_O = 10 mA, V_I = 6 V, \overline{EN} = 0 V, C_O = 4.7 µF (CSR[†] = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

	TEOT COL		T .	٦			
PARAMETER	TEST CON	IDITIONS [‡]	Тј	MIN	TYP	MAX	UNIT
Output valtage	V _I = 6 V,	l _O = 10 mA	25°C		5		V
Output voltage	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le \text{I}_{O} \le 250 \text{ mA}$	-40°C to 125°C	4.9		5.1	v
	1- 10		25°C		8	12	
	I _O = 10 mA,	V _I = 4.88 V	-40°C to 125°C			30	
Description	100 mA	\/. 4.00.\/	25°C		76	85	mV
Dropout voltage	I _O = 100 mA,	V _I = 4.88 V	-40°C to 125°C			136	mv
	1- 050 mA	V ₁ = 4.88 V	25°C		190	206	
	I _O = 250 mA,	vj = 4.88 v	-40°C to 125°C			312	
Dana alamant aaniaa masiatan aa	(4.88 V – V _O)/I _O ,	VI = 4.88 V,	25°C		0.76	0.825	Ω
Pass-element series resistance	I _O = 250 mA	•	-40°C to 125°C			1.25	22
		50 ··· A < La < 050 m A	25°C			28	mV
Input regulation	$V_{I} = 6 V \text{ to } 10 V,$	$50 \ \mu A \le I_O \le 250 \ mA$	-40°C to 125°C			35	
		$6 \times 10 \times 1$	25°C		46	61	mV
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$6 V \leq V \leq 10 V$	-40°C to 125°C			100	
Output regulation		$6 V \leq V \leq 10 V$	25°C		59	79	
	$I_{O} = 50 \ \mu A \text{ to } 250 \ m A,$	$0 V \leq V \leq 10 V$	-40°C to 125°C			150	
		1- 50.04	25°C	41	52		
Dinale rejection	£ 100 U	I _O = 50 μA	-40°C to 125°C	37			dD
Ripple rejection	f = 120 Hz	1a 250 mA	25°C	36	46		dB
		I _O = 250 mA	-40°C to 125°C	32			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C _O = 4.7 μF	25°C		390		
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		300	2	μVrms
-	0.01(1 = 1.52	C _O = 100 μF	25°C		175		
PG trip-threshold voltage	VO voltage decreasing from above VPG		-40°C to 125°C		$0.95 \times VO(nom)$		V
PG hysteresis voltage			25°C		50		mV
	e Ipg = 1.2 mA, VI = 4.25 V		25°C		0.19	0.4	
PG output low voltage			-40°C to 125°C			0.4	V

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

[‡]Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



electrical characteristics, $I_0 = 10$ mA, $\overline{EN} = 0$ V, $C_0 = 4.7 \ \mu\text{F}$ (CSR[†] = 1 Ω), $T_J = 25^{\circ}\text{C}$, SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS [‡]	TPS72xxY	UNIT
FARAMETER	TEST CONDITIONS+	MIN TYP MAX	
Ground current (active mode)	$\label{eq:eq:entropy} \begin{array}{ll} \overline{\text{EN}} \leq 0.5 \text{ V}, & \text{V}_{I} = \text{V}_{O} + 1 \text{ V}, \\ 0 \text{ mA} \leq \text{I}_{O} \leq 250 \text{ mA} \end{array}$	180	μA
Output current limit threshold	V _O = 0 V, V _I = 10 V	0.6	A
Thermal shutdown junction temperature		165	°C
EN hysteresis voltage		50	mV
Minimum V _I for active pass element		1.9	V
Minimum V _I for valid PG	I _{PG} = 300 μA	1.1	V

electrical characteristics, I_0 = 10 mA, \overline{EN} = 0 V, C_0 = 4.7 μ F (CSR[†] = 1 Ω), T_J = 25°C, FB shorted to OUT at device leads (unless otherwise noted)

DADAMETER	TEAT OF	ONDITIONS [‡]	Т	PS7201)	(UNIT
PARAMETER	TEST CC	DNDITIONS+	MIN	TYP	MAX	UNIT
Reference voltage (measured at FB with OUT connected to FB)	V _I = 3.5 V,	I _O = 10 mA		1.188		V
	V _I = 2.4 V,§	$50 \ \mu A \le I_O \le 100 \ mA$		2.1		
	V _I = 2.4 V,§	$100~mA \leq I_{O} \leq 200~mA$		2.9		
Pass-element series resistance (see Note 3)	V _I = 2.9 V,	$50 \ \mu A \leq I_{O} \leq 250 \ mA$		1.6		Ω
	V _I = 3.9 V,	$50 \ \mu A \leq I_{O} \leq 250 \ mA$		1		
	V _I = 5.9 V,	$50 \ \mu A \le I_O \le 250 \ mA$		0.8		
	$3 V \le V_I \le 10 V$, See Note 2	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	15			
Output regulation	$3 V \le V_I \le 10 V$, See Note 2	$I_{O} = 50 \ \mu A$ to 250 mA,			mV	
	V. 25V	I _O = 50 μA		60		
Ripple rejection	V _I = 3.5 V, f = 120 Hz	I _O = 250 mA, See Note 2	50			dB
Output noise spectral density	V _I = 3.5 V,	f = 120 Hz		2		μV/√Hz
	V _I = 3.5 V,	C _O = 4.7 μF		235		
Output noise voltage	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz},$	C _O = 10 μF		190		μVrms
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF	125			
PG hysteresis voltage¶	V _I = 3.5 V,	Measured at V _{FB}		12		mV
PG output low voltage¶	V _I = 2.13 V,	I _{PG} = 400 μA		0.1		V
FB input current	V _I = 3.5 V			0.1		nA

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ This voltage is not recommended.

¶ Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 2 When $V_I < 2.9$ V and $I_O > 100$ mA simultaneously, pass element $r_{DS(OI)}$ increases (see Figure 10) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

3 To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$

 $r_{DS(on)}$ is a function of both output current and input voltage. The parametric table lists $r_{DS(on)}$ for V_I = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figures 10 and 11.



electrical characteristics, I_O = 10 mA, \overline{EN} = 0 V, C_O = 4.7 μ F (CSR[†] = 1 Ω), T_J = 25°C, FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEST OF	NDITIONS [‡]	TPS7225	UNIT	
PARAMETER	TEST CO	NDITION5+	MIN TYP	MAX	UNIT
Output voltage	V _I = 3.5 V,	I _O = 10 mA	2.5		V
Dropout voltage	V _I = 2.97 V,	I _O = 250 mA	560		mV
Pass-element series resistance	$(2.97 V - V_0)/I_0,$ $I_0 = 250 mA$	V _I = 2.97 V,	2.24		Ω
Input regulation	V _I = 3.5 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$	9		mV
	$3.5 \text{ V} \le \text{V}_I \le 10 \text{ V}$	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$	28		mV
Output regulation	$3.5~V \le V_I \le 10~V$	I_{O} = 50 μ A to 250 mA	24		mv
	V _I = 3.5 V,	I _O = 50 μA	58		dB
Ripple rejection	f = 120 Hz	I _O = 250 mA	46		uБ
Output noise spectral density	V _I = 3.5 V,	f = 120 Hz	2		μV/√Hz
	V _I = 3.5 V,	C _O = 4.7 μF	248 200 130		
Output noise voltage	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz},$	C _O = 10 μF			μVrms
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF			1
PG hysteresis voltage	VI = 3.5 V		50		mV
PG output low voltage	VI = 2.13 V	IPG = 1.2 mA	0.3		V

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

[‡]Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



electrical characteristics, I_O = 10 mA, \overline{EN} = 0 V, C_O = 4.7 μ F (CSR[†] = 1 Ω), T_J = 25°C, SENSE shorted to OUT (unless otherwise noted)

	TEST OD	NDITIONS	TPS7230Y			UNIT	
PARAMETER	TEST CO	TEST CONDITIONS [‡]				UNIT	
Output voltage	$V_{I} = 4 V,$	I _O = 10 mA		3		V	
Deserved and the sec	V _I = 2.97 V,	I _O = 100 mA		145		mV	
Dropout voltage	V _I = 2.97 V,	l _O = 250 mA		390		mv	
Pass-element series resistance	$(2.97 V - V_0)/I_0,$ $I_0 = 250 mA$	V _I = 2.97 V,		1.56		Ω	
Input regulation	$V_{I} = 4 V \text{ to } 10 V,$	$50 \ \mu A \le I_O \le 250 \ mA$		9		mV	
	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$	34		mV		
Output regulation	$4 V \le V_I \le 10 V$	I_{O} = 50 μ A to 250 mA		41		IIIV	
Dipple rejection	$V_{I} = 4 V,$	I _O = 50 μA		56		dD	
Ripple rejection	f = 120 Hz	I _O = 250 mA	45			dB	
Output noise spectral density	$V_{I} = 4 V,$	f = 120 Hz		2		μV/√Hz	
	$V_1 = 4 V$,	C _O = 4.7 μF		256			
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		206		μVrms	
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF	132		1		
PG hysteresis voltage	V _I = 4 V			50		mV	
PG output low voltage	V _I = 2.55 V	IPG = 1.2 mA		0.25		V	

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

DADAMETER			TI	TPS7233Y		
PARAMETER	TEST C	ONDITIONS [‡]	MIN	TYP	MAX	UNIT
Output voltage	V _I = 4.3 V,	I _O = 10 mA		3.3		V
	V _I = 3.23 V,	I _O = 10 mA		14		
Dropout voltage	V _I = 3.23 V,	I _O = 100 mA		140		mV
	V _I = 3.23 V,	I _O = 250 mA		360		
Pass-element series resistance	$(3.23 V - V_0)/I_0,$ $I_0 = 250 \text{ mA}$	V _I = 3.23 V,		1.5		Ω
Input regulation	V _I = 4.3 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$		8		mV
Output regulation	4.3 V \leq V _I \leq 10 V,	IO = 5 mA to 250 mA	32 41		mV	
Output regulation	4.3 V \leq V _I \leq 10 V,	I_{O} = 50 μ A to 250 mA				
Pipple rejection	V _I = 4.3 V,	IO = 50 μA		52	11-	dB
Ripple rejection	f = 120 Hz	I _O = 250 mA	44			
Output noise spectral density	V _I = 4.3 V,	f = 120 Hz		2		μV/√Hz
	V _I = 4.3 V,	C _O = 4.7 μF		265		
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		212		μVrms
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF		135		
PG hysteresis voltage	V _I = 4.3 V			32		mV
PG output low voltage	V _I = 2.8 V,	I _{PG} = 1.2 mA		0.22		V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



electrical characteristics, I_0 = 10 mA, \overline{EN} = 0 V, C_0 = 4.7 μ F (CSR[†] = 1 Ω), T_J = 25°C, SENSE shorted to OUT (unless otherwise noted) (continued)

DADAMETER	TEAT AA	TEST CONDITIONS [‡]			TPS7248Y		
PARAMETER	TEST CO				MAX	UNIT	
Output voltage	VI = 5.85 V,	I _O = 10 mA		4.85		V	
	V _I = 4.75 V,	I _O = 10 mA		10			
Dropout voltage	V _I = 4.75 V,	I _O = 100 mA		90		mV	
	V _I = 4.75 V,	I _O = 250 mA		216			
Pass-element series resistance	$(4.75 V - V_0)/I_0,$ $I_0 = 250 \text{ mA}$	V _I = 4.75 V,		0.8		Ω	
	5.85 V ≤ V _I ≤ 10 V	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$		43		mV	
Output regulation	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$	$I_{O} = 50 \ \mu A$ to 250 mA		55		mv	
Pipple rejection	V _I = 5.85 V,	I _O = 50 μA		53	dB		
Ripple rejection	f = 120 Hz	I _O = 250 mA		46		uв	
Output noise spectral density	V _I = 5.85 V,	f = 120 Hz		2		μV/√Hz	
	VI = 5.85 V,	C _O = 4.7 μF		370			
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		290		μVrms	
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF	168				
PG hysteresis voltage	VI = 5.85 V			50		mV	
PG output low voltage	VI = 4.12 V	I _{PG} = 1.2 mA		0.2		V	

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

DADAMETER			TPS7250Y			LINUT
PARAMETER	TEST CO	TEST CONDITIONS [‡]			MAX	UNIT
Output voltage	V _I = 6 V,	I _O = 10 mA		5		V
	VI = 4.88 V	I _O = 10 mA		8		
Dropout voltage	V _I = 4.88 V	I _O = 100 mA		76		mV
	V _I = 4.88 V,	I _O = 250 mA		190		
Pass-element series resistance	$(4.88 V - V_{O})/I_{O},$ $I_{O} = 250 \text{ mA}$	V _I = 4.88 V,		0.76		Ω
Input regulation	V _I = 6 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$				mV
	6 V ≤ V _I ≤ 10 V,	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$	46		mV	
Output regulation	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	I_{O} = 50 μ A to 250 mA		59		IIIV
Displa rejection	$V_{I} = 6 V_{,}$	I _O = 50 μA		52		dD
Ripple rejection	f = 120 Hz	I _O = 250 mA	46			dB
Output noise spectral density	V _I = 6 V,	f = 120 Hz		2		μV/√Hz
	$V_I = 6 V_r$	C _O = 4.7 μF		390		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C _O = 10 μF		300		μVrms
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF	175			
PG hysteresis voltage	VI = 6 V	-		50		mV
PG output low voltage	V _I = 4.25 V,	I _{PG} = 1.2 mA		0.19		V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

[‡]Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.




TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE
le.		vs Output current	5
lq	Quiescent current	vs Input voltage	6
∆lQ [†]	Change in quiescent current	vs Free-air temperature	7
VDO	Dropout voltage	vs Output current	8
ΔV _{DO}	Change in dropout voltage	vs Free-air temperature	9
VDO	Dropout voltage (TPS7201 only)	vs Output current	10
^r DS(on)	Pass-element series resistance	vs Input voltage	11
ΔVO	Change in output voltage	vs Free-air temperature	12
VO	Output voltage	vs Input voltage	13
	Line regulation (TPS7201, TPS7233, TPS7248, TPS7250)		14
	Load regulation (TPS7225, TPS7233, TPS7248, TPS7250)		15
V _{O(PG)}	Power-good (PG) voltage	vs Output voltage	16
^r DS(on)PG	Power-good (PG) on-resistance	vs Input voltage	17
VI	Minimum input voltage for valid PG	vs Free-air temperature	18
	Output voltage response from enable (\overline{EN})		19
	Load transient response (TPS7201/TPS7233)		20
	Load transient response (TPS7248/TPS7250)		21
	Line transient response (TPS7201)		22
	Line transient response (TPS7233)		23
	Line transient response (TPS7248/TPS7250)		24
	Ripple rejection	vs Frequency	25
	Output Spectral Noise Density	vs Frequency	26
		vs Output current (C _O = 4.7 μ F)	27
	Compensation series resistance (CSR)	vs Added ceramic capacitance (C_O = 4.7 $\mu\text{F})$	28
	Compensation series resistance (CSR)	vs Output current (C _O = 10 μ F)	29
		vs Added ceramic capacitance ($C_O = 10 \ \mu F$)	30

[†] This symbol is not currently listed within EIA or JEDEC standards for semiconductor symbology.






















Figure 19
























TYPICAL CHARACTERISTICS



[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.



APPLICATION INFORMATION

The design of the TPS72xx family of low-dropout (LDO) regulators is based on the higher-current TPS71xx family. These new families of regulators have been optimized for use in battery-operated equipment and feature extremely low dropout voltages, low supply currents that remain constant over the full-output-current range of the device, and an enable input to reduce supply currents to less than 0.5 μ A when the regulator is turned off.

device operation

The TPS72xx uses a PMOS pass element to dramatically reduce both dropout voltage and supply current over more conventional PNP-pass-element LDO designs. The PMOS transistor is a voltage-controlled device that, unlike a PNP transistor, does not require increased drive current as output current increases. Supply current in the TPS72xx is essentially constant from no-load to maximum.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 1 A; further load increases reduce the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above 165°C. Recovery is automatic when the junction temperature drops approximately 5°C below the high temperature trip point. The PMOS pass element includes a back diode that safely conducts reverse current when the input voltage level drops below the output voltage level.

A logic high on the enable input, \overline{EN} , shuts off the output and reduces the supply current to less than 0.5 μ A. \overline{EN} should be grounded in applications where the shutdown feature is not used.


Power good (PG) is an open-drain output signal used to indicate output-voltage status. A comparator circuit continuously monitors the output voltage. When the output drops to approximately 95% of its nominal regulated value, the comparator turns on and pulls PG low.

Transient loads or line pulses can also cause activation of PG if proper care is not taken in selecting the input and output capacitors. Load transients that are faster than 5 μ s can cause a signal on PG if high-ESR output capacitors (greater than approximately 7 Ω) are used. A 1- μ s transient causes a PG signal when using an output capacitor with greater than 3.5 Ω of ESR. It is interesting to note that the output-voltage spike during the transient can drop well below the reset threshold and still not trip if the transient duration is short. A 1- μ s transient must drop at least 500 mV below the threshold before tripping the PG circuit. A 2- μ s transient trips PG at just 400 mV below the threshold. Lower-ESR output capacitors help by reducing the drop in output voltage during a transient and should be used when fast transients are expected.

A typical application circuit is shown in Figure 31.



APPLICATION INFORMATION



(lixed-voltage options).

Figure 31. Typical Application Circuit

external capacitor requirements

Although not required, a 0.047- μ F to 0.1- μ F ceramic bypass input capacitor, connected between IN and GND and located close to the TPS72xx, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

An output capacitor is required to stabilize the internal feedback loop. For most applications, a $10-\mu$ F to $15-\mu$ F solid-tantalum capacitor with a $0.5-\Omega$ resistor (see capacitor selection table) in series is sufficient. The maximum capacitor ESR should be limited to 1.3Ω to allow for ESR doubling at cold temperatures. Figure 32 shows the transient response of a 5-mA to 85-mA load using a $10-\mu$ F output capacitor with a total ESR of 1.7Ω .

A 4.7- μ F solid-tantalum capacitor in series with a 1- Ω resistor may also be used (see Figures 27 and 28) provided the ESR of the capacitor does not exceed 1 Ω at room temperature and 2 Ω over the full operating temperature range.



APPLICATION INFORMATION




Figure 32. Load Transient Response (CSR total = 1.7 Ω), TPS7248Q

A partial listing of surface-mount capacitors usable with the TPS72xx family is provided below. This information (along with the stability graphs, Figures 27 through 30) is included to assist the designer in selecting suitable capacitors.

CAPACITOR SELECTION

PART NO.	MFR.	VALUE	MAX ESR [†]	SIZE (H \times L \times W) [†]
592D156X0020R2T	Sprague	15 μF, 20 V	1.1	$1.2\times7.2\times6$
595D156X0025C2T	Sprague	15 μF, 25 V	1	$2.5\times7.1\times3.2$
595D106X0025C2T	Sprague	10 μF, 25 V	1.2	$2.5\times7.1\times3.2$
695D106X0035G2T	Sprague	10 μF, 35 V	1.3	$2.5\times7.6\times2.5$

[†] Size is in mm. ESR is maximum resistance in ohms at 100 kHz and $T_A = 25^{\circ}C$. Listings are sorted by height.

sense-pin connection

SENSE must be connected to OUT for proper operation of the regulator. Normally this connection should be as short as possible; however, remote sense may be implemented in critical applications when proper care of the circuit path is exercised. SENSE internally connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network, and any noise pickup on the PCB trace will feed through to the regulator output. SENSE must be routed to minimize noise pickup. Filtering SENSE using an RC network is not recommended because of the possibility of inducing regulator instability.



APPLICATION INFORMATION

output voltage programming

The output voltage of the TPS7201 adjustable regulator is programmed using an external resistor divider as shown in Figure 33. The output voltage is calculated using:

$$V_{O} = V_{ref} \cdot \left(1 + \frac{R1}{R2}\right)$$
(1)

Where:


V_{ref} = 1.188 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 7- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k Ω to set the divider current at 7 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \cdot R2$$
(2)

OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	DIVIDER RESISTANCI (kΩ) [†]					
(V)	R1	R2				
2.5	191	169				
3.3	309	169				
3.6	348	169				
4	402	169				
5	549	169				
6.4	750	169				



†1% values shown.

Figure 33. TPS7201 Adjustable LDO Regulator Programming



APPLICATION INFORMATION

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature allowable to avoid damaging the device is 150°C. These restrictions limit the power dissipation that the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}}\mathsf{max} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\theta}\mathsf{J}\mathsf{A}}$$

Where:

T_Jmax is the maximum allowable junction temperature, i.e.,150°C absolute maximum and 125°C recommended operating temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 238°C/W for the 8-terminal TSSOP.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \cdot \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible.

regulator protection

The TPS72xx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS72xx also features internal current limiting and thermal protection. During normal operation, the TPS72xx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.





8-Nov-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7201QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7201Q	Samples
TPS7201QDG4	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		Samples
TPS7201QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7201Q	Samples
TPS7201QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7201Q	Samples
TPS7201QP	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TPS7201QP	Samples
TPS7201QPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7201	Samples
TPS7201QPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7201	Samples
TPS7201QPWLE	OBSOLET	E TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 125		
TPS7201QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7201	Samples
TPS7225QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 150	7225Q	Samples
TPS7225QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 150	7225Q	Samples
TPS7225QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 150	7225Q	Samples
TPS7225QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 150	7225Q	Samples
TPS7225QP	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 150	TPS7225QP	Samples
TPS7225QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 150	PT7225	Samples
TPS7230QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 150	7230Q	Samples
TPS7230QP	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TPS7230QP	Samples



PACKAGE OPTION ADDENDUM

8-Nov-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sam
	(1)			_	Qty	(2)	(6)	(3)		(4/5)	
TPS7230QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7230	Sam
TPS7233QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7233Q	Sam
TPS7233QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7233Q	Sam
TPS7233QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7233Q	Sam
TPS7233QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7233Q	Sam
TPS7233QP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TPS7233QP	Sam
TPS7233QPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TPS7233QP	Sam
TPS7233QPWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 125		
TPS7233QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7233	San
TPS7248QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7248Q	San
TPS7248QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7248Q	San
TPS7248QP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TPS7248QP	San
TPS7248QPWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 125		
TPS7250QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7250Q	San
TPS7250QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7250Q	San
TPS7250QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7250Q	San
TPS7250QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7250Q	San
TPS7250QP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TPS7250QP	Sar
TPS7250QPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7250	Sar



8-Nov-2014

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7250QPWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 125		
TPS7250QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7250	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7201QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7225QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7233QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7250QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7201QDR	SOIC	D	8	2500	367.0	367.0	35.0
TPS7225QDR	SOIC	D	8	2500	367.0	367.0	35.0
TPS7233QDR	SOIC	D	8	2500	367.0	367.0	35.0
TPS7250QDR	SOIC	D	8	2500	367.0	367.0	35.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.




PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.




PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com