INTEGRATED CIRCUITS

DATA SHEET

74ABT899

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

Product specification Supersedes data of 1993 Oct 04 IC23 Data Handbook





9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899

FEATURES

- Symmetrical (A and B bus functions are identical)
- Selectable generate parity or "feed-through" parity for A-to-B and B-to-A directions
- Independent transparent latches for A-to-B and B-to-A directions
- Selectable ODD/EVEN parity
- Continuously checks parity of both A bus and B bus latches as ERRA and ERRB
- Ability to simultaneously generate and check parity
- Can simultaneously read/latch A and B bus data
- Output capability: +64 mA/-32mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power up 3-State
- Power-up reset
- Live insertion/extraction permitted

DESCRIPTION

The 74ABT899 is a 9-bit to 9-bit parity transceiver with separate transparent latches for the A bus and B bus. Either bus can generate or check parity. The parity bit can be fed-through with no change or the generated parity can be substituted with the SEL input.

Parity error checking of the A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State.

The 74ABT899 features independent latch enables for the A and B bus latches, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.

FUNCTIONAL DESCRIPTION

The 74ABT899 has three principal modes of operation which are outlined below. All modes apply to both the A-to-B and B-to-A directions.

Transparent latch, Generate parity, Check A and B bus parity: Bus A (B) communicates to Bus B (A), parity is generated and passed on to the B (A) Bus as BPAR (APAR). If LEA and LEB are High and the Mode Select (SEL) is Low, the parity generated from A0-A7 and B0-B7 can be checked and monitored by ERRA and ERRB. (Fault detection on both input and output buses.)

Transparent latch, Feed-through parity, Check A and B bus parity:

Bus A (B) communicates to Bus B (A) in a feed-through mode if SEL is High. Parity is still generated and checked as ERRA and ERRB and can be used as an interrupt to signal a data/parity bit error to the CPU.

Latched input, Generate/Feed-through parity, Check A (and B) bus parity:

Independent latch enables (LEA and LEB) allow other permutations of:

- Transparent latch / 1 bus latched / both buses latched
- Feed-through parity / generate parity
- Check in bus parity / check out bus parity / check in and out bus parity

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50pF; V_{CC} = 5V$	2.9	ns
t _{PLH} t _{PHL}	Propagation delay An to ERRA	$C_L = 50pF; V_{CC} = 5V$	6.1	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	4	pF
C _{I/O}	Output capacitance	Outputs disabled; $V_O = 0V$ or V_{CC}	7	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} =5.5V	50	μΑ


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
28-Pin Plastic PLCC	-40°C to +85°C	74ABT899 A	74ABT899 A	SOT261-3
28-Pin Plastic SOP	-40°C to +85°C	74ABT899 D	74ABT899 D	SOT136-1
28-Pin Plastic SSOP	-40°C to +85°C	74ABT899 DB	74ABT899 DB	SOT341-1


9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899

PIN CONFIGURATION




PLCC PIN CONFIGURATION




PIN DESCRIPTION

SYMBOL	PIN NUMBER	NAME AND FUNCTION
A0 - A7	4, 5, 6, 7, 8, 9, 10, 11	Latched A bus 3-State inputs/outputs
B0 - B7	19, 20, 21, 22, 23, 24, 25, 26	Latched B bus 3-State inputs/outputs
APAR	12	A bus parity 3-State input
BPAR	18	B bus parity 3-State input
ODD/ EVEN	1	Parity select input (Low for EVEN parity)
OEA, OEB	13, 27	Output enable inputs (gate A to B, B to A)
SEL	16	Mode select input (Low for generate)
LEA, LEB	3, 17	Latch enable inputs (transparent High)
ERRA, ERRB	2, 15	Error signal outputs (active-Low)
GND	14	Ground (0V)
V _{CC}	28	Positive supply voltage

LOGIC SYMBOL



74ABT899



FUNCTION TABLE

I OIV	,,,,	IADL	_		
		NPUTS	;		OPERATING MODE
OEB	OEA	SEL	LEA	LEB	
Н	Н	Х	Х	Х	3-State A bus and B bus (input A & B simultaneously)
Н	L	L	L	Н	$B \rightarrow A$, transparent B latch, generate parity from B0 - B7, check B bus parity
Н	L	L	Н	Н	$B \rightarrow A$, transparent A & B latch, generate parity from B0 - B7, check A & B bus parity
Н	L	L	Х	L	B o A, B bus latched, generate parity from latched B0 - B7 data, check B bus parity
Н	L	Н	Х	Н	B o A, transparent B latch, parity feed-through, check B bus parity
Н	L	Н	Н	Н	$B \rightarrow A$, transparent A & B latch, parity feed-through, check A & B bus parity
L	Н	L	Н	Х	A o B, transparent A latch, generate parity from A0 - A7, check A bus parity
L	Н	L	Н	Н	$A \rightarrow B$, transparent A & B latch, generate parity from A0 - A7, check A & B bus parity
L	Н	L	L	Х	A ightarrow B, A bus latched, generate parity from latched A0 - A7 data, check A bus parity
L	Н	Н	Н	L	$A \to B$, transparent A latch, parity feed-through, check A bus parity
L	Н	Н	Н	Н	$A \rightarrow B$, transparent A & B latch, parity feed-through, check A & B bus parity
L	L	Х	Х	Х	Output to A bus and B bus (NOT ALLOWED)

H = High voltage level

L = Low voltage level

X = Don't care

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899

PARITY AND ERROR FUNCTION TABLE

	INPU ⁻	TS			OUTPUTS			
SEL	ODD/EVEN	xPAR (A or B)	Σ of High Inputs	xPAR (B or A)	ERRt	ERRr*		PARITY MODES
Н	Н	Н	Even Odd	H H	H L	H L	Odd	
Н	Н	L	Even Odd	L	L H	L H	Mode	Feed-through/check parity
Н	L	Н	Even Odd	H H	L H	L H	Even	
Н	L	L	Even Odd	L	H L	H L	Mode	
L	Н	Н	Even Odd	H L	H L	H H	Odd	
L	Н	L	Even Odd	ΗL	L H	H H	Mode	Generate parity
L	L	Н	Even Odd	L H	L H	H H	Even	
L	L	L	Even Odd	L H	H L	H H	Mode	

H = High voltage level

Low voltage level

Transmit—if the data path is from A \rightarrow B then \overline{ERRt} is \overline{ERRA} Receive—if the data path is from A \rightarrow B then \overline{ERRr} is \overline{ERRB}

Blocked if latch is not transparent

ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
lok	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 1505C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ABT899

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAM	ETER	TEST CONDITIONS	Tai	_{nb} = +25	°C	T _{amb} =	–40°C 35°C	UNIT
				Min	Тур	Max	Min	Max	
V _{IK}	Input clamp volt	age	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
			$V_{CC} = 4.5V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	3.5		2.5		V
V _{OH}	High-level outpu	ıt voltage	$V_{CC} = 5.0V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	4.0		3.0		V
			$V_{CC} = 4.5V$; $I_{OH} = -32mA$; $V_I = V_{IL}$ or V_{IH}	2.0	2.6		2.0		V
V _{OL}	Low-level outpu	t voltage	$V_{CC} = 4.5V$; $I_{OL} = 64mA$; $V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V
V _{RST}	Power-up outpu voltage ³	t low	$V_{CC} = 5.5V$; $I_O = 1mA$; $V_I = GND$ or V_{CC}		0.13	0.55		0.55	V
I _I	Input leakage	Control pins	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$		±0.01	±1.0		±1.0	μΑ
	current	Data pins	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$		±5	±100		±100	μΑ
I _{OFF}	Power-off leaka	ge current	$V_{CC} = 0.0V$; V_O or $V_{I \le} 4.5V$		±5.0	±100		±100	μΑ
I _{PU} /I _{PD}	Power-up/down output current ⁴	3-State	V_{CC} = 2.1V; V_{O} = 0.5V; V_{I} = GND or V_{CC} ; V_{OE} = Don't care		±5.0	±50		±50	μА
I _{IH} + I _{OZH}	3-State output H	ligh current	$V_{CC} = 5.5V; V_O = 2.7V; V_I = V_{IL} \text{ or } V_{IH}$		5.0	50		50	μΑ
I _{IL} + I _{OZL}	3-State output L	ow current	$V_{CC} = 5.5V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$		-5.0	-50		-50	μΑ
I _{CEX}	Output High lea	kage current	$V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GND \text{ or } V_{CC}$		5.0	50		50	μΑ
I _O	Output current ¹		$V_{CC} = 5.5V; V_O = 2.5V$	-50	-80	-180	-50	-180	mA
I _{CCH}			$V_{CC} = 5.5V$; Outputs High, $V_{I} = GND$ or V_{CC}		50	250		250	μΑ
I _{CCL}	Quiescent supply current		V_{CC} = 5.5V; Outputs Low, V_{I} = GND or V_{CC}		28	34		34	mA
I _{CCZ}			V_{CC} = 5.5V; Outputs 3-State; V_{I} = GND or V_{CC}		50	250		250	μА
Δl _{CC}	Additional supplinput pin ²	y current per	V_{CC} = 5.5V; one input at 3.4V, other inputs at V_{CC} or GND		0.3	1.5		1.5	mA

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 2. This is the increase in supply current for each input at 3.4V.
- 3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- 4. This parameter is valid for any V_{CC} between 0V and 2.1V, with a transition time of up to 10msec. From V_{CC} = 2.1V to V_{CC} = 5V \pm 10%, a transition time of up to 100 μ sec is permitted.

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF, R_L = 500 Ω

					LIMITS			UNIT
SYMBOL	PARAMETER	WAVEFORM	1	$V_{\rm CC} = +25^{\circ}$ $V_{\rm CC} = +5.0$ $C_{\rm L} = 50$ $C_{\rm L} = 500$	1	V _{CC} = +5 C _L =	0 to +85°C .0V ±10% 50pF 500Ω	
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	1	1.0 1.0	3.2 2.7	4.5 4.1	1.0 1.0	4.9 4.6	ns
t _{PLH} t _{PHL}	Propagation delay An to BPAR or Bn to APAR	2	3.0 2.5	6.0 6.4	7.5 7.9	3.0 2.5	9.0 8.8	ns
t _{PLH} t _{PHL}	Propagation delay An to ERRA or Bn to ERRB	3	2.8 2.8	6.0 6.7	8.0 8.5	2.8 2.8	9.1 9.3	ns
t _{PLH} t _{PHL}	Propagation delay APAR to BPAR or BPAR to APAR	1	2.0 1.3	4.0 3.2	5.2 4.4	2.0 1.3	5.7 5.0	ns
t _{PLH} t _{PHL}	Propagation delay APAR to ERRA or BPAR to ERRB	6	1.5 1.5	4.2 4.0	5.4 5.4	1.5 1.5	6.0 6.1	ns
t _{PLH} t _{PHL}	Propagation delay ODD/EVEN to APAR or BPAR	5	2.6 2.5	5.5 5.3	6.8 6.7	2.6 2.5	8.1 7.8	ns
t _{PLH} t _{PHL}	Propagation delay ODD/EVEN to ERRA or ERRB	4	2.3 2.6	5.4 5.7	6.8 7.2	2.3 2.6	7.9 8.4	ns
t _{PLH} t _{PHL}	Propagation delay SEL to APAR or BPAR	8	1.3 1.4	4.1 4.1	5.2 5.3	1.3 1.4	6.0 5.9	ns
t _{PLH} t _{PHL}	Propagation delay SEL to ERRA or ERRB	8	3.7 5.1	6.8 8.3	8.3 9.7	3.7 5.1	9.8 11.0	ns
t _{PLH}	Propagation delay LEA to Bn or LEB to An	9	1.0 1.0	3.2 3.1	4.4 4.5	1.0 1.0	4.9 5.0	ns
t _{PLH} t _{PHL}	Propagation delay LEA to BPAR or LEB to APAR	9	2.0 1.7	6.8 6.3	8.3 7.9	2.0 1.7	9.7 9.0	ns
t _{PLH} t _{PHL}	Propagation delay LEA to ERRA or LEB to ERRB	7	2.0 2.0	6.3 7.1	8.3 9.2	2.0 2.0	9.6 10.3	ns
t _{PZH} t _{PZL}	Output enable time OEA to An, APAR or OEB to Bn, BPAR	11, 12	1.0 1.0	3.0 3.4	4.3 4.8	1.0 1.0	5.1 5.4	ns
t _{PHZ}	Output disable time OEA to An, APAR or OEB to Bn, BPAR	11, 12	1.0 0.5	3.4 3.0	4.7 4.2	1.0 0.5	5.5 4.7	ns

AC SETUP REQUIREMENTS

 $\label{eq:gnd} \text{GND} = \text{0V; } t_{R} = t_{F} = \text{2.5ns; } C_{L} = \text{50pF, } R_{L} = \text{500}\Omega$


					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	1	$r_{amb} = +25^{\circ}$ $V_{CC} = +5.0$ $C_{L} = 50$ pF $R_{L} = 500$ Ω		C _L =	0 to +85°C .0V ±10% 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low An, APAR to LEA or Bn, BPAR to LEB	10	2.0 1.5	0.4 0.0		2.0 1.5		ns
t _h (H) t _h (L)	Hold time, High or Low An, APAR to LEA or Bn, BPAR to LEB	10	1.5 1.0	0.0 -0.2		1.5 1.0		ns
t _w (H)	Pulse width, High LEA or LEB	10	3.0	1.9	·	3.0	·	ns

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)


74ABT899

AC WAVEFORMS


 $V_M = 1.5V$, $V_{IN} = GND$ to 3.0V



Waveform 1. Propagation Delay, An to Bn, Bn to An, APAR to BPAR, BPAR to APAR




Waveform 2. Propagation Delay, An to BPAR or Bn to APAR




Waveform 3. Propagation Delay, An to ERRA or Bn to ERRB

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899




Waveform 4. Propagation Delay, ODD/EVEN to ERRA or ODD/EVEN to ERRB




Waveform 5. Propagation Delay, ODD/EVEN to APAR or ODD/EVEN to BPAR

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899




Waveform 6. Propagation Delay, APAR to ERRA or BPAR to ERRB




Waveform 7. Propagation Delay, LEA to $\overline{\text{ERRA}}$ or LEB to $\overline{\text{ERRB}}$

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)


74ABT899



Waveform 8. Propagation Delay, $\overline{\text{SEL}}$ to BPAR or $\overline{\text{SEL}}$ to APAR




Waveform 9. Propagation Delay, LEA to BPAR or LEB to APAR, LEA to Bn or LEB to An




Waveform 10. Data Setup and Hold Times, Pulse Width High

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899




Waveform 11. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 12. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level


TEST CIRCUIT AND WAVEFORM



74ABT899

PLCC28: plastic leaded chip carrer; 28 leads; pedestal

SOT261-3



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	Α	A ₁ min.	A ₃	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	e _D	еE	H _D	HE	k	øj	Lp	v	w	у	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.13	0.25	3.05	0.53 0.33	0.81 0.66	11.58 11.43		1.27	10.92 9.91	10.92 9.91		12.57 12.32	1.22 1.07	5.69 5.54	1.44 1.02	0.18	0.18	0.10	2.06	2.06	4E0
inches	0.180 0.165	0.005	0.01					0.456 0.450	0.05	0.430 0.390	0.430 0.390	0.495 0.485	0.495 0.485	0.048 0.042	0.224 0.218	0.057 0.040	0.007	0.007	0.004	0.081	0.081	40

Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT261-3		MO-047AB				95-02-25 97-12-16

74ABT899

SO28: plastic small outline package; 28 leads; body width 7.5mm

SOT136-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	18.1 17.7	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.71 0.69	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT136-1	075E06	MS-013AE			-95-01-24 97-05-22

74ABT899

SSOP28: plastic shrink small outline package; 28 leads; body width 5.3mm

SOT341-1



UNIT	A max.	A ₁	A ₂	Α3	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	10.4 10.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.1 0.7	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLIN	ΙE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSIO	N	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT341	-1		MO-150AH			93-09-08 95-02-04

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74ABT899

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03478

Let's make things better.

Philips Semiconductors





AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com