

1.3mm x 1.3mm, Low-Power **Dual Comparator**

General Description

The MAX44269 is an ultra-small and low-power dual comparator ideal for battery-powered applications such as cell phones, notebooks, and portable medical devices that have extremely aggressive board space and power constraints. The comparator is available in a miniature 1.3mm x 1.3mm, 9-bump WLP package, making it the industry's smallest dual comparator.

The IC can be powered from supply rails as low as 1.8V and up to 5.5V. It requires just 0.5µA of typical supply current per comparator. It has a rail-to-rail input structure and a unique output stage that limits supply current surges while switching. This design also minimizes overall power consumption under dynamic conditions. The IC has open-drain outputs, making it suitable for mixed voltage systems. The IC also features internal filtering to provide high RF immunity. It operates over a -40°C to +85°C temperature.

Applications

Smartphones Notebooks Two-Cell Battery-Powered Devices Battery-Operated Sensors Ultra-Low-Power Systems Portable Medical Mobile Accessories


Features

- **♦ Ultra-Low Power Consumption** ♦ 0.5µA per Comparator
- ♦ Ultra-Small 1.3mm x 1.3mm WLP Package
- ♦ Guaranteed Operation Down to V_{CC} = 1.8V
- **♦ Input Common-Mode Voltage Range Extends** 200mV Beyond-the-Rails
- ♦ 6V Tolerant Inputs Independent of Supply
- ♦ Open-Drain Outputs
- ♦ Internal Filters Enhance RF Immunity
- ♦ Crowbar-Current-Free Switching
- ♦ Internal Hysteresis for Clean Switching
- ♦ No Output Phase Reversal for Overdriven Inputs

Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part. refer to www.maxim-ic.com/MAX44269.related.

Typical Application Circuit



NIXIN

Maxim Integrated Products 1

1.3mm x 1.3mm, Low-Power **Dual Comparator**

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	0.3V to +6V	Output Short-Circuit
INA+, INA-, INB+, INB- to GND	0.3V to +6V	Operating Temperat
Continuous Input Current into Any Pin	±20mA	Storage Temperature
Maximum Power Dissipation		Junction Temperatur
(derate 11.9mW/°C at $T_A = +70$ °C)	952mW	Lead Temperature (
Output Voltage to GND (OUT_)	0.3V to +6V	Soldering Temperatu
Output Current (OUT_)	±50mA	

Continuous
40°C to +85°C
65°C to +150°C
+150°C
+300°C
+260°C

PACKAGE THERMAL CHARACTERISTICS (Note 1)

Junction-to-Ambient Thermal Resistance (θ,JA)84°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC}=5V,V_{GND}=0V,V_{IN-}=V_{IN+}=1.2V,R_{PULLUP}=100k\Omega \ to \ V_{CC},T_{A}=-40^{\circ}C \ to \ +85^{\circ}C. \ Typical \ values \ are \ at \ T_{A}=+25^{\circ}C, \ unless=1.2V$ otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC CHARACTERISTICS							
Input-Referred Hysteresis	V _{HYS}	$(V_{GND} - 0.2V) \le V_{CM} \le (V_{CM})$	CC + 0.2V) (Note 3)		4	6	mV
Innut Offeet Veltere	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V_{GND} - 0.2V $\leq V_{CM} \leq$	$T_A = +25^{\circ}C$		0.15	5	mV
Input Offset Voltage	V _{OS}	V _{CC} + 0.2V (Note 4)	-40°C ≤ T _A ≤ +85°C			10	
Innuit Dina Current		$T_A = +25^{\circ}C$			0.15		•
Input Bias Current	I _B	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			0.2		nA
	ge Swing Low V _{OL}	$V_{CC} = 1.8V,$ $I_{SINK} = 1mA$	$T_A = +25^{\circ}C$		105	200	mV
Out. 1 Valta a Coda a Laur			-40°C ≤ T _A ≤ +85°C			300	
Output-Voltage Swing Low		V _{CC} = 5V, I _{SINK} = 6mA	$T_A = +25^{\circ}C$		285	350	
			$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$			450	
Input Voltage Range	V _{CM}	Inferred from V _{OS} test		V _{GND} - 0.2V		V _{CC} + 0.2V	V
Output Short-Circuit		Sinking, $V_{OUT} = V_{CC}$ $V_{CC} = 1.8V$ $V_{CC} = 5V$	V _{CC} = 1.8V		3		
Current	I _{SC}		$V_{CC} = 5V$		30		mA
Output Leakage Current	I _{LEAK}	$V_{CC} = 5.5V, V_{OUT} = 5.5V$			0.2		nA

1.3mm x 1.3mm, Low-Power **Dual Comparator**

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 5V, V_{GND} = 0V, V_{IN-} = V_{IN+} = 1.2V, R_{PULLUP} = 100k\Omega$ to $V_{CC}, T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
AC CHARACTERISTICS							
		Input overdrive = ± 100 mV, $V_{CC} = 5$ V		5			
Propagation Delay High to		Input overdrive = ± 100 mV, $V_{CC} = 1.8$ V		7		μs	
Low (Note 5)	t _{PHL}	Input overdrive = ± 20 mV, $V_{CC} = 5$ V		8			
		Input overdrive = ±20mV, V _{CC} = 1.8V		12			
		Input overdrive = ±100mV, V _{CC} = 5V		34]	
Propagation Delay Low to	^t PLH	Input overdrive = ±100mV, V _{CC} = 1.8V		12			
High (Note 5)		Input overdrive = ±20mV, V _{CC} = 5V		35		μs	
		Input overdrive = ±20mV, V _{CC} = 1.8V		12			
Fall Time	t _F	C _{LOAD} = 15pF		0.2		μs	
POWER SUPPLY							
Supply Voltage Range	V _{CC}	Guaranteed from PSRR tests	1.8		5.5	V	
Power-Supply Rejection Ratio	PSRR	$V_{CC} = 1.8V \text{ to } 5.5V$	60	80		dB	
0 10 .		$V_{CC} = 1.8V, T_A = +25^{\circ}C$		0.4	0.75		
Supply Current per Comparator	Icc	$V_{CC} = 5V, T_A = +25^{\circ}C$		0.5	0.85	μΑ	
		$V_{CC} = 5V, -40^{\circ}C \le T_{A} \le +85^{\circ}C$			1		
Power-Up Time	t _{ON}			1		ms	

Note 2: All devices are 100% production tested at $T_A = +25$ °C. Temperature limits are guaranteed by design. **Note 3:** Hysteresis is the input voltage difference between the two switching points.


Note 4: VOS is the average of the positive and negative trip points minus VREF.

Note 5: Overdrive is defined as the voltage above or below the switching points.

1.3mm x 1.3mm, Low-Power **Dual Comparator**

Typical Operating Characteristics


 $(V_{CC}=5V,\,V_{GND}=0V,\,V_{IN-}=V_{IN+}=1.2V,\,R_{PULLUP}=100k\Omega\,to\,V_{CC},\,T_{A}=-40^{\circ}C\,to\,+85^{\circ}C.\,Typical\,values\,are\,at\,T_{A}=+25^{\circ}C,\,unless\,totherwise\,noted.\,All\,devices\,are\,100\%\,production\,tested\,at\,T_{A}=+25^{\circ}C.\,Temperature\,limits\,are\,guaranteed\,by\,design.)$



1.3mm x 1.3mm, Low-Power **Dual Comparator**

Typical Operating Characteristics (continued)


 $(V_{CC}=5V,\,V_{GND}=0V,\,V_{IN-}=V_{IN+}=1.2V,\,R_{PULLUP}=100k\Omega\,to\,V_{CC},\,T_{A}=-40^{\circ}C\,to\,+85^{\circ}C.\,Typical\,values\,are\,at\,T_{A}=+25^{\circ}C,\,unless\,totherwise\,noted.\,All\,devices\,are\,100\%\,production\,tested\,at\,T_{A}=+25^{\circ}C.\,Temperature\,limits\,are\,guaranteed\,by\,design.)$





1.3mm x 1.3mm, Low-Power **Dual Comparator**


Typical Operating Characteristics (continued)

 $(V_{CC}=5V,\,V_{GND}=0V,\,V_{IN-}=V_{IN+}=1.2V,\,R_{PULLUP}=100k\Omega\,to\,V_{CC},\,T_{A}=-40^{\circ}C\,to\,+85^{\circ}C.\,Typical\,values\,are\,at\,T_{A}=+25^{\circ}C,\,unless\,totherwise\,noted.\,All\,devices\,are\,100\%\,production\,tested\,at\,T_{A}=+25^{\circ}C.\,Temperature\,limits\,are\,guaranteed\,by\,design.)$










1.3mm x 1.3mm, Low-Power **Dual Comparator**

Bump Configuration



Bump Description

PIN	NAME	FUNCTION
A1	INA-	Comparator A Inverting Input
A2	INA+	Comparator A Noninverting Input
A3	OUTA	Comparator A Output
B1	GND	Negative Supply Voltage. Bypass to GND with a 1.0µF capacitor.
B2	N.C.	Not Connected
В3	V _{CC}	Positive Supply Voltage. Bypass to GND with a 1.0µF capacitor.
C1	INB-	Comparator B Inverting Input
C2	INB+	Comparator B Noninverting Input
C3	OUTB	Comparator B Output

1.3mm x 1.3mm, Low-Power **Dual Comparator**

Detailed Description

Applications Information

The MAX44269 is a general-purpose dual comparator for battery-powered devices where area, power, and cost constraints are crucial. The IC can operate with a low 1.8V supply rail typically consuming 0.5µA quiescent current per comparator. This makes it ideal for mobile and very low-power applications. The IC's common-mode input voltage range extends 200mV beyond-the-rails. An internal 4mV hysteresis ensures clean output switching, even with slow-moving input signals.

Input Stage Structure

The input common-mode voltage range extends from $(V_{GND} - 0.2V)$ to $(V_{CC} + 0.2V)$. The comparator operates at any different input voltage within these limits with low input bias current. Input bias current is typically 0.15nA if the input voltage is between the supply rails.

The IC features a unique input ESD structure that can handle voltages from -0.3V to 6V independent of supply voltage. This allows for the device to be powered down with a signal still present on the input without damaging the part. This feature is useful in applications where one of the inputs has transient spikes that exceed the supply rails.

No Output Phase Reversal for Overdriven Inputs

The IC's design is optimized to prevent output phase reversal if both the inputs are within the input common mode voltage range. If one of the inputs is outside the input common-mode voltage range, then output phase reversal does not occur as long as the other input is kept within the valid input common-mode voltage range. This behavior is shown in the No Output Phase Reversal graph in the Typical Operating Characteristics section.

Open-Drain Output

The IC features an open-drain output, enabling greater control of speed and power consumption in the circuit design. The output logic level is also independent from the input, allowing for simple level translation.

RF Immunity

The IC has very high RF immunity due to on-chip filtering of RF sensitive nodes. This allows the IC to hold its output state even in the presence of high amounts of RF noise. This improved RF immunity makes the IC ideal for mobile wireless devices.

Hysteresis

Many comparators oscillate in the linear region of operation because of noise or undesired parasitic feedback. This tends to occur when the voltage on one input is equal or very close to the voltage on the other input.

The hysteresis in a comparator creates two trip points: one for the rising input voltage and one for the falling input voltage (Figure 1). The difference between the trip points is the hysteresis. When the comparator's input voltages are equal and the output trips, the hysteresis effectively causes one comparator input to move quickly past the other. This takes the input out of the region where oscillation occurs. This provides clean output transitions for noisy, slow-moving input signals. The IC has an internal hysteresis of 4mV. Additional hysteresis can be generated with three resistors using positive feedback (Figure 2).




Figure 1. Threshold Hysteresis Band (Not to Scale)




Figure 2. Adding Hysteresis with External Resistors

1.3mm x 1.3mm, Low-Power **Dual Comparator**

Use the following procedure to calculate resistor values.

1) Select R3. Input bias current at IN_+ is less than 15nA. To minimize errors caused by the input bias current, the current through R3 should be at least 1.5µA. Current through R3 at the trip point is (V_{REF} - V_{OUT})/ R3. Considering the two possible output states in solving for R3 yields two formulas:

$$R3 = V_{REF}/IR3$$
 and $R3 = [(V_{CC} - V_{REF})/IR3] - R1$

Use the smaller of the two resulting resistor values. For example, for $V_{CC} = 5V$, $IR3 = -1.5\mu A$, $R1 = 200k\Omega$, and a V_{REF} = 1.24V, the two resistor values are 827k Ω and $1.5M\Omega$. Therefore, for R3 choose the standard value of $825k\Omega$.

- 2) Choose the hysteresis band required (VHR). In this example, the $V_{HB} = 50 \text{mV}$.
- 3) Calculate R2 according to the following equation:

$$R2 = (R1 + R3) \left(\frac{V_{HB}}{V_{CC} + (V_{REF} \times R1) / R3} \right)$$

For this example, insert the value:

$$R2 = (200k\Omega + 0.825M\Omega) \left(\frac{50mV}{5.3} \right) = 9.67k\Omega$$

For this example, choose standard value R2 = $9.76k\Omega$.

4) Choose the trip point for V_{IN} rising (V_{THR}) in such a way that:

$$V_{THR} > V_{REF} \left(1 + \frac{V_{HB}}{V_{CC}} \right)$$

V_{THR} is the threshold voltage at which the comparator switches its output from low to high, as V_{INI} rises above the trip point. For this example, choose $V_{THR} = 3V.$

5) Calculate R4 as follows:

$$R4 = \frac{1}{\left(\frac{V_{THR}}{V_{REF} \times R2}\right) - \left(\frac{1}{R2}\right) - \left(\frac{1}{R3}\right)}$$

$$R4 = \frac{1}{\left(\frac{3}{1.24 \times 9.76}\right) - \left(\frac{1}{9.76}\right) - \left(\frac{1}{825}\right)} = 6.93k\Omega$$

For this example, choose a standard value of $6.98k\Omega$.

6) Verify the trip voltages and hysteresis as follows:

$$\begin{split} V_{THR} &= V_{REF} \times R2 \Biggl(\Biggl(\frac{1}{R2} \Biggr) + \Biggl(\frac{1}{R3} \Biggr) + \Biggl(\frac{1}{R4} \Biggr) \Biggr) \\ V_{THF} &= V_{REF} \times R2 \Biggl(\Biggl(\frac{1}{R2} \Biggr) + \Biggl(\frac{1}{R1 + R3} \Biggr) + \Biggl(\frac{1}{R4} \Biggr) \Biggr) \\ &- \frac{R2}{R1 + R3} \times V_{CC} \end{split}$$

The hysteresis network in Figure 2 can be simplified if the reference voltage is chosen to be at midrail and the trip points of the comparator are chosen to be symmetrical about the reference voltage. Use the circuit in Figure 3 if the reference voltage can be designed to be at the center of the hysteresis band. For the symmetrical case, follow the same steps outlined in the paragraph above to calculate the resistor values except that in this case, resistor R4 approaches infinity (open). So in the previous example with $V_{REF} = 2.5V$, if $V_{THR} = 2.525V$ and V_{THF} = 2.475V then using the above formulas, we get R1 = $200k\Omega$, R2 = $9.09k\Omega$ and R3 = $825k\Omega$, R4 = not installed.

Jack Detect

The IC can be used to detect peripheral devices connected to a circuit. This includes a simple jackdetect scheme for cell phone applications. The Typical Application Circuit shows how the device can be used in conjunction with an external reference to detect a remote key connection and an accessory ID input. The opendrain output of the devices allows the output logic level to be controlled independent of the peripheral device's load, making interfacing and controlling external devices as simple as monitoring a few digital inputs on a microcontroller or codec.




Figure 3. Simplified External Hysteresis Network if V_{RFF} is at the Center of the Hysteresis Band

1.3mm x 1.3mm, Low-Power **Dual Comparator**

Logic-Level Translator

Due to the open-drain output of the IC, the device can translate between two different logic levels (Figure 4). If the internal 4 mV hysteresis is not sufficient, then external resistors can be added to increase the hysteresis as shown in Figure 2 and Figure 3.

Power-On Reset Circuit

The IC can be used to make a power-on reset circuit as displayed in Figure 5. The positive input provides the ratiometric reference with respect to the power supply and is created by a simple resistive divider. Choose reasonably large values to minimize the power consumption in the resistive divider. The negative input provides the power-on delay time set by the time constant of the RC circuit formed by R2 and C1. This simple circuit can be used to power up the system in a known state after ensuring that the power supply is stable. Diode D1 provides a rapid reset in the event of unexpected power loss.




Figure 4. Logic-Level Translator




Figure 5. Power-On Reset Circuit

Relaxation Oscillator

The IC can also be used to make a simple relaxation oscillator (Figure 6). By adding the RC circuit R5 and C1, a standard Schmidt Trigger circuit referenced to a set voltage is converted into an astable multivibrator. As shown in Figure 7, IN- is a sawtooth waveform with capacitor C1 alternately charging and discharging through resistor R5. The external hysteresis network formed by R1 to R4 defines the trip voltages as:

$$V_{T_RISE} = V_{CC} \left(\frac{R3 \times R4}{R2R3 + R2R4 + R3R4} \right)$$

$$V_{T_FALL} = V_{CC} \begin{pmatrix} R4R5(R1 + R2 + R3) \\ + R1R3R4 \\ \hline R4R5(R1 + R2 + R3) + R1R3R4 \\ + R2(R1R3 + R3R5 + R1R5) \end{pmatrix}$$

Using the basic time domain equations for the charging and discharging of an RC circuit, the logic-high time, logic-low time, and frequency can be calculated as:

$$t_{LOW} = R5C1 \ln \left(\frac{VT_FALL}{VT_RISE} \right)$$




Figure 6. Relaxation Oscillator

1.3mm x 1.3mm, Low-Power **Dual Comparator**

Since the comparator's output is open drain, it goes to high impedance corresponding to logic-high. So, when the output is at logic-high, the C1 capacitor charges through the resistor network formed by R1 to R5 as shown in Figure 8. An accurate calculation of tHIGH would have involved applying thevenin's theorem to compute the equivalent thevenin voltage (VTHEVENIN) and thevenin resistance (RTHEVENIN) in series with the capacitor C1. tHIGH can then be computed using the basic time domain equations for the charging RC circuit as:

$$t_{HIGH} = R_{THEVENIN} C1 ln \left(\frac{V_{THEVENIN} - V_{T_RISE}}{V_{THEVENIN} - V_{T_FALL}} \right)$$

$$R_{THEVENIN} = [(R2 || R4) + R3] || R1 + R5$$

$$\begin{split} V_{THEVENIN} = \frac{V_{CC}\left[(R2 \parallel R4) + R3 \right]}{(R2 \parallel R4) + R3 + R1} + \frac{V_{CC} \times R4}{R2 + R4} \\ \times \frac{R1}{(R2 \parallel R4) + R3 + R1} \end{split}$$

The tHIGH calculation can be simplified by selecting the component values in such a way that R3 >> R1 and R5 >> R1. This ensures that the output of the comparator goes close to V_{CC} when at logic-high (that is, V_{THEVENIN} ~ V_{CC} and R_{THEVENIN} ~ R5). With this selection, t_{HIGH} can be approximated as:

$$t_{HIGH} = R5C1 ln \left(\frac{V_{CC} - V_{T_RISE}}{V_{CC} - V_{T_FALL}} \right)$$




Figure 7. Relaxation Oscillator Waveforms

The frequency of the relaxation oscillator is:

$$f = \frac{1}{t_{HIGH} + t_{LOW}} = \frac{1}{R5C11n \left(\frac{V_{T_FALL} \left(V_{CC} - V_{T_RISE} \right)}{V_{T_RISE} \left(V_{CC} - V_{T_FALL} \right)} \right)}$$

Simple PWM Generation Circuit

A pulse-width modulated (PWM) signal generator can be made utilizing both comparators in the IC (Figure 9). The capacitor/feedback resistor combination on INA- determines the switching frequency and the analog control voltage determines the pulse width.




Figure 8. Charging Network Corresponding to Logic-High Output




Figure 9. PWM Generator

1.3mm x 1.3mm, Low-Power **Dual Comparator**

Window Detector Circuit

The IC is ideal for window detectors (undervoltage/overvoltage detectors). Figure 10 shows a window detector circuit for a single-cell Li+ battery with a 2.9V end-of-life charge, a peak charge of 4.2V, and a nominal value of 3.6V. Choose different thresholds by changing the values of R1, R2, and R3. OUTA provides an active-low undervoltage indication, and OUTB provides an active-low overvoltage indication. The open-drain outputs of both the comparators are wired OR to give an active-high power-good signal.

The design procedure is as follows:

- 1) Select R1. The input bias current into INB- is less than 15nA, so the current through R1 should exceed 1.5µA for the thresholds to be accurate. In this example, choose R1 = $825k\Omega$ (1.24V/1.5µA).
- 2) Calculate R2 + R3. The overvoltage threshold should be 4.2V when V_{IN} is rising. The design equation is as follows:

$$R2 + R3 = R1 \times \left[\left(\frac{V_{OTH}}{V_{REF}} \right) - 1 \right]$$
$$= 825 \times \left[\left(\frac{4.2}{1.24} \right) - 1 \right]$$
$$= 1969k\Omega$$

3) Calculate R2. The undervoltage threshold should be 2.9V when V_{IN} is falling. The design equation is as follows:

R2 = (R1+R2+R3)x
$$\left(\frac{V_{REF}}{V_{UTH}}\right)$$
-R1
= $\left(\left(825 + 1969\right) \times \left(1.24 / 2.9\right)\right)$ -825
= 370k Ω

For this example, choose a $374k\Omega$ standard value 1% resistor.

4) Calculate R3:

R3 = (R2 + R3) - R2
=
$$1969k\Omega - 374k\Omega$$

= $1.595M\Omega$

For this example, choose a 1.58M Ω standard value 1% resistor.

Board Layout and Bypassing

Use 1.0µF bypass capacitors from V_{CC} to GND. To maximize performance, minimize stray inductance by putting this capacitor close to the V_{CC} pin and reducing trace lengths.




Figure 10. Window Detector Circuit

Chip Information

PROCESS: BICMOS

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	
MAX44269EWL+T	-40°C to +85°C	9 WLP	+AJL	


+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

1.3mm x 1.3mm, Low-Power **Dual Comparator**

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91B1-6	<u>21-0430</u>	Refer to Application Note 1891



1.3mm x 1.3mm, Low-Power Dual Comparator

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/11	Initial release	_
1	12/11	Revised Electrical Characteristics, Typical Operating Characteristics, and Figure 5.	3, 5, 6, 9, 10

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com