


## SiPHY<sup>®</sup> OC-48/STM-16 SONET/SDH TRANSCEIVER

### Features

Complete low-power, high-speed, SONET/SDH transceiver with integrated limiting amp, CDR, CMU, and MUX/DEMUX.

- Data rates supported: OC-48/STM-16 through 2.7 Gbps FEC
- Low-power operation 1.0 W (typ)
- DSPLL<sup>®</sup> based clock multiplier unit with selectable loop filter bandwidths
- Integrated limiting amplifier
- Diagnostic and line loopbacks
- SONET-compliant loop-timed operation
- Programmable slicing level and sample phase adjustment
- LVDS parallel interface
- Single supply 1.8 V operation
- 11 x 11 mm BGA package




### Applications

- SONET/SDH transmission systems
- Optical transceiver modules
- SONET/SDH test equipment

### Description

The Si5110 is a complete low-power transceiver for high-speed serial communication systems operating between OC-48 and 2.7 Gbps. The receive path consists of a fully-integrated limiting amplifier, clock and data recovery unit (CDR), and 1:4 deserializer. The transmit path combines a low-jitter clock multiplier unit (CMU) with a 4:1 serializer. The CMU uses Silicon Laboratories' DSPLL<sup>®</sup> technology to provide superior jitter performance while reducing design complexity by eliminating external loop filter components. To simplify BER optimization in long haul applications, programmable slicing and sample phase adjustment are supported. The Si5110 operates from a single 1.8 V supply over the industrial temperature range (–20 to 85 °C).

### Functional Block Diagram






# TABLE OF CONTENTS

<b><u>Section</u></b>	<b><u>Page</u></b>
<b>1. Detailed Block Diagram</b>	<b>4</b>
<b>2. Electrical Specifications</b>	<b>5</b>
<b>3. Typical Application Schematic</b>	<b>12</b>
<b>4. Functional Description</b>	<b>13</b>
<b>5. Receiver</b>	<b>13</b>
5.1. Receiver Differential Input Circuitry	13
5.2. Limiting Amplifier	13
5.3. Clock and Data Recovery (CDR)	14
5.4. Deserialization	15
5.5. Voltage Reference Output	15
5.6. Auxiliary Clock Output	18
5.7. Receive Data Squelch	18
<b>6. Transmitter</b>	<b>18</b>
6.1. DSPLL® Clock Multiplier Unit	18
6.2. Serialization	19
<b>7. Loop Timed Operation</b>	<b>19</b>
<b>8. Diagnostic Loopback</b>	<b>19</b>
<b>9. Line Loopback</b>	<b>19</b>
<b>10. Bias Generation Circuitry</b>	<b>20</b>
<b>11. Reference Clock</b>	<b>20</b>
<b>12. Reset</b>	<b>20</b>
<b>13. Transmit Differential Output Circuit</b>	<b>20</b>
<b>14. Internal Pullups and Pulldowns</b>	<b>20</b>
<b>15. Power Supply Filtering</b>	<b>20</b>
<b>16. Si5110 Pinout: 99 BGA</b>	<b>23</b>
<b>17. Pin Descriptions: Si5110</b>	<b>25</b>
<b>18. Ordering Guide</b>	<b>32</b>
<b>19. Package Outline</b>	<b>33</b>
<b>20. 11x11 mm 99L PBGA Recommended PCB Layout</b>	<b>34</b>
<b>Document Change List</b>	<b>35</b>
<b>Contact Information</b>	<b>36</b>

## 1. Detailed Block Diagram




## 2. Electrical Specifications


**Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min*	Typ	Max*	Unit
Ambient Temperature	$T_A$		-20	25	85	°C
LVTTL I/O Supply Voltage	$V_{DDIO}$		1.71	—	3.47	V
Si5110 Supply Voltage	$V_{DD}$		1.71	1.8	1.89	V

**\*Note:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.




**Figure 1. Differential Voltage Measurement**  
(RXDIN, RXDOUT, RXCLK1, RXCLK2, TXDIN, TXDOUT, TXCLKOUT, TXCLK4OUT, TXCLK4IN)



**Figure 2. Data to Clock Delay**

All  
Differential  
IOs



**Figure 3. I/O Rise/Fall Times**

**Table 2. DC Characteristics**

( $V_{DD} = 1.8 \text{ V} \pm 5\%$ ,  $T_A = -20 \text{ to } 85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	$I_{DD}$	Full Duplex	—	575	640	mA
		Line/Diagnostic Loopback	—	635	700	mA
Power Dissipation	$P_D$	Full Duplex	—	1.0	1.2	W
		Line/Diagnostic Loopback	—	1.1	1.3	W
Voltage Reference (VREF)	$V_{REF}$	VREF driving 10 k $\Omega$ load	1.21	1.25	1.29	V
Common Mode Input Voltage (RXDIN)	$V_{ICM}$		0.4	0.5	0.6	V
Differential Input Voltage Swing (RXDIN) (at bit error rate of $10^{-12}$ )	$V_{ID}$	Figure 1	30	—	2000*	mV <sub>PPD</sub>
Common Mode Output Voltage (TXDOUT, TXCLKOUT)	$V_{OCM}$		0.7	0.9	1.1	V
Differential Output Voltage Swing (TXDOUT, TXCLKOUT), Differential pk-pk	$V_{OD}$	Figure 1	1000	1200	1400	mV <sub>PPD</sub>
LVPECL Input Common Mode Voltage (REFCLK)	$V_{ICM}$		0.8	1.2	2.4	V
LVPECL Input Voltage Swing, Differential pk-pk (REFCLK)	$V_{ID}$	Figure 1	250	—	2400	mV <sub>PPD</sub>
LVPECL Input Limits	$V_{LIMIT}$		0	—	2.5	V
LVDS Input Voltage Level (TXDIN, TXCLK4IN)	$V_I$		0.8	1.2	2.4	V
LVDS Input Voltage, Differential (TXDIN, TXCLK4IN)	$V_{ID}$		200	—	—	mV <sub>PPD</sub>
LVDS Output Voltage Level (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	$V_O$	100 $\Omega$ Load Line-to-Line	0.925	—	1.475	V

**\*Note:** Voltage on RXDIN+ or RXDIN– should not exceed 1000 mV<sub>PP</sub> (single-ended)

**Table 2. DC Characteristics (Continued)**(V<sub>DD</sub> = 1.8 V ±5%, T<sub>A</sub> = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVDS Output Voltage, Differential (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	V <sub>OD</sub>	100 Ω Load Line-to-Line Figure 1	550	650	800	mV <sub>PPD</sub>
LVDS Common Mode Output Voltage (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	V <sub>CM</sub>		1.125	1.2	1.275	V
Input Impedance (RXDIN)	R <sub>IN</sub>	Each input to common mode	42	50	58	Ω
LVDS and LVPECL Input Impedance (TXDIN, TXCLK4IN, REFCLK)	R <sub>IN</sub>	Line to line	90	110	130	Ω
CML Output Impedance (TXDOUT, TXCLKOUT)	R <sub>OUT</sub>	Each output to common mode	45	55	65	Ω
LVDS Output Impedance (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	R <sub>OUT</sub>	Each output to common mode	45	55	65	Ω
Output Current Short to GND (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	I <sub>SC(–)</sub>		—	12	40	mA
Input Impedance (LOSLVL, SLICELVL, PHASE-ADJ)	R <sub>IN</sub>		100	—	—	kΩ
Output Impedance (RXAMPMON)	R <sub>OUT</sub>		4	6	8	kΩ
Output Current Short to V <sub>DD</sub> (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	I <sub>SC(+)</sub>		–8	–6	—	mA
LVTTTL Input Voltage Low	V <sub>IL2</sub>	V <sub>DDIO</sub> = 1.8–3.3 V	–0.3	—	0.35 V <sub>DDIO</sub>	V
LVTTTL Input Voltage High	V <sub>IH2</sub>	V <sub>DDIO</sub> = 1.8–3.3 V	0.65 V <sub>DDIO</sub>	—	V <sub>DDIO</sub> + 0.3	V
LVTTTL Input Impedance	R <sub>IN</sub>		10	—	—	kΩ
LVTTTL Output Voltage Low (I <sub>OUT</sub> = 2 mA)	V <sub>OL2</sub>	V <sub>DDIO</sub> = 1.8–3.3 V	—	—	0.4	V
LVTTTL Output Voltage High (I <sub>OUT</sub> = 2 mA)	V <sub>OH2</sub>	V <sub>DDIO</sub> = 1.8–3.3 V	V <sub>DDIO</sub> – 0.45	—	—	V
<b>*Note:</b> Voltage on RXDIN+ or RXDIN– should not exceed 1000 mV <sub>PP</sub> (single-ended)						

**Table 3. AC Characteristics (RXDIN, RXDOUT, RXCLK1, RXCLK2)**

( $V_{DD} = 1.8 \text{ V} \pm 5\%$ ,  $T_A = -20 \text{ to } 85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Data Rate (RXDIN)			2.41	—	2.7	Gbps
Output Clock Frequency (RXCLK1)	$f_{\text{clkout}}$		—	622	675	MHz
Output Clock Frequency (RXCLK2)	$f_{\text{clkout}}$	$\overline{\text{RXCLK2DIV}} = 1$	—	622	675	MHz
		$\overline{\text{RXCLK2DIV}} = 0$	—	155	169	MHz
Duty Cycle (RXCLK1, RXCLK2)		tch/tcp, Figure 2	45	—	55	%
Output Rise and Fall Times (RXCLK1, RXCLK2, RXDOUT)	$t_R, t_F$	Figure 3	100	175	250	ps
Data Invalid Prior to RXCLK1	$t_{\text{cq1}}$	Figure 2	—	—	200	ps
Data Invalid After RXCLK1	$t_{\text{cq2}}$	Figure 2	—	—	200	ps
Input Return Loss (RXDIN)	$S_{11}$	$\leq 1.25 \text{ GHz}$	—	-12	—	dB
		2.5 GHz	—	-10	—	dB
LOS Threshold, SLICEMODE = 0 <sup>1</sup>	$V_{\text{LOS}}$	LOSLVL = 0–350 mV	0	—	250	mV
LOS Threshold Error, SLICEMODE = 0 <sup>1</sup>			—	—	$\pm 30$	%
LOS Threshold, SLICEMODE = 1 <sup>2</sup>	$V_{\text{LOS}}$	LOSLVL = 0–500 mV	0	—	60	mV
LOS Threshold Error, SLICEMODE = 1 <sup>2</sup>			—	—	$\pm 50$	%
Slice Voltage, SLICEMODE = 0 <sup>3</sup>	$V_{\text{LEVEL}}$	SLICELVL = 350 mV	—	-50	—	mV
		SLICELVL = 650 mV	—	40	—	mV
Slice Voltage as Percentage of Differential Input Voltage Swing (RXDIN), SLICEMODE = 1 <sup>4</sup>	$V_{\text{LEVEL}}$	SLICELVL = 250 mV	—	-25	—	%
		SLICELVL = 750 mV	—	18	—	%
Slice Voltage as Percentage of Differential Input Voltage Swing (RXDIN) Error, SLICEMODE = 1 <sup>4</sup>		SLICELVL = 200 mV	—	-25	—	%
		SLICELVL = 800 mV	—	18	—	%
Sample Phase Offset <sup>5</sup>		PHASEADJ = 200 mV	—	-25	—	ps
		PHASEADJ = 800 mV	—	25	—	ps
RXAMPMON Voltage Range		RXDIN = 0–1000 mV <sub>PPD</sub>	0	—	550	mV
RXAMPMON Voltage Error			—	$\pm 50$	—	%

**Notes:**

1. See Figure 4 on page 15.
2. See Figure 5 on page 16.
3. See Figure 6 on page 16.
4. See Figure 7 on page 17.
5. See Figure 8 on page 17.

**Table 4. AC Characteristics (TXCLK4OUT, TXCLK4IN, TXCLKOUT, TXDIN, TXDOUT)**(V<sub>DD</sub> = 1.8 V ±5%, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
TXCLKOUT Frequency	f <sub>clkout</sub>	Figure 2	2.41	—	2.7	GHz
TXCLKOUT Duty Cycle		tch/tcp, Figure 2	40	50	60	%
Output Rise Time (TXCLKOUT, TXDOUT)	t <sub>R</sub>	Figure 3	—	50	75	ps
Output Fall Time (TXCLKOUT, TXDOUT)	t <sub>F</sub>	Figure 3	—	50	75	ps
TXCLKOUT to TXDOUT Delay	t <sub>cd</sub>	Figure 2	-42	—	-22	ps
Output Return Loss		100 kHz–2.5 GHz 2.5 GHz–4.0 GHz	— —	-12 -10	— —	dB dB
TXCLK4OUT Frequency	f <sub>CLKOUT</sub>		—	622	675	MHz
TXCLK4OUT Duty Cycle		tch/tcp, Figure 2	40	—	60	%
TXCLK4OUT Rise & Fall Times	t <sub>R</sub> , t <sub>F</sub>		100	175	250	ps
TXDIN Setup to TXCLK4IN	t <sub>DSIN</sub>		300	—	—	ps
TXDIN Hold from TXCLK4IN	t <sub>DHIN</sub>		300	—	—	ps
TXCLK4IN Frequency	f <sub>CLKIN</sub>		—	622	675	MHz
TXCLK4IN Duty Cycle		tch/tcp, Figure 2	40	—	60	%
TXCLK4IN Rise & Fall Times	t <sub>R</sub> , t <sub>F</sub>		100	—	300	ps

**Table 5. AC Characteristics (Receiver PLL)**(V<sub>DD</sub> = 1.8 V ±5%, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Jitter Tolerance (RXDIN = 100 mV <sub>PPD</sub> , PRBS31) <b>*Note:</b> Instrument Limited	J <sub>TOL(PP)</sub>	f = 10–600 Hz	15*	—	—	UI <sub>PP</sub>
		f = 0.6–6 kHz	15*	—	—	UI <sub>PP</sub>
		f = 6–100 kHz	9*	—	—	UI <sub>PP</sub>
		f = 100 kHz–1 MHz	0.4	—	—	UI <sub>PP</sub>
		f = 1–20 MHz	0.3	—	—	UI <sub>PP</sub>
Acquisition Time	T <sub>AQ</sub>		—	—	2	ms
Input Reference Clock Frequency (REFSEL = 1)	RC <sub>FREQ</sub>	REFRATE = 1	—	155	169	MHz
		REFRATE = 0	—	78	84.4	MHz
Reference Clock Duty Cycle	RC <sub>DUTY</sub>		40	50	60	%
Reference Clock Frequency Tolerance	RC <sub>TOL</sub>		-100	—	100	ppm
Frequency Difference at which Receive PLL goes out of Lock (REFCLK compared to the divided down VCO clock)	LOL		610	732	860	ppm
Frequency Difference at which Receive PLL goes into Lock (REFCLK compared to the divided down VCO clock)	LOCK		—	366	240	ppm

**Note:** Bellcore specifications: GR-253-CORE, Issue 3, September 2000.

**Table 6. AC Characteristics (Transmitter Clock Multiplier)<sup>1</sup>**(V<sub>DD</sub> = 1.8 V ±5%, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Jitter Transfer Bandwidth OCH48: 2.48832 Gbps FEC: 2.666676 Gbps	J <sub>BW</sub>	BWSEL[1:0] = 00	—	—	12	kHz
		BWSEL[1:0] = 01	—	—	50	kHz
		BWSEL[1:0] = 10	—	—	120	kHz
		BWSEL[1:0] = 11	—	—	200	kHz
Jitter Transfer Peaking			—	0.05	0.1	dB
Acquisition Time	T <sub>AQ</sub>	Valid REFCLK BWSEL[1:0] = 11	—	—	20	ms
Input Reference Clock Frequency	RC <sub>FREQ</sub>	REFRATE = 1	—	155	169	MHz
		REFRATE = 0	—	78	84.4	MHz
Input Reference Clock Duty Cycle	RC <sub>DUTY</sub>		40	—	60	%
Input Reference Clock Frequency Tolerance	RC <sub>TOL</sub>		-100	—	100	ppm
Random rms Jitter Generation, TXCLKOUT (PRBS 31) <sup>2</sup>	J <sub>GEN(rms)</sub>	BWSEL[1:0] = 00		2.6	3.7	mUI <sub>rms</sub>
		BWSEL[1:0] = 01		2.0	2.6	mUI <sub>rms</sub>
		BWSEL[1:0] = 10		1.7	2.1	mUI <sub>rms</sub>
		BWSEL[1:0] = 11		1.7	2.1	mUI <sub>rms</sub>
Random Peak-to-Peak Jitter Generation, TXCLKOUT (PRBS 31) <sup>2</sup>	J <sub>GEN(PP)</sub>	BWSEL[1:0] = 00		25	36	mUI <sub>pp</sub>
		BWSEL[1:0] = 01		23	32	mUI <sub>pp</sub>
		BWSEL[1:0] = 10		22	28	mUI <sub>pp</sub>
		BWSEL[1:0] = 11		21	27	mUI <sub>pp</sub>

**Notes:**

1. Bellcore specifications: GR-253-CORE, Issue 3, September 2000.
2. Full duplex, REFCLK = 155 MHz.


Table 7. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
DC Supply Voltage	$V_{DD}$	−0.5 to 2.2	V
LVTTL I/O Supply Voltage	$V_{DDIO}$	−0.5 to 4.0	V
Differential Input Voltage (LVDS Input)	$V_{DIF}$	5	V
Differential Input Voltage (LVDS Output)	$V_{DIF}$	−0.3 to ( $V_{DD} + 0.3$ )	V
Differential Input Voltage (LVTTL Input)	$V_{DIF}$	2.4	V
Differential Input Voltage (LVTTL Output)	$V_{DIF}$	5	V
Maximum Current any output PIN		±50	mA
Operating Junction Temperature	$T_{JCT}$	−55 to 150	°C
Storage Temperature Range	$T_{STG}$	−55 to 150	°C
ESD HBM (2.5 GHz Pins)		1	kV
ESD HBM Tolerance (100 pF, 1.5 k $\Omega$ )		2	kV
<b>Note:</b> Permanent device damage can occur if the above Absolute Maximum Ratings are exceeded. Restrict functional operation to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods might affect device reliability.			

Table 8. Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance Junction to Ambient	$\Phi_{JA}$	Still Air	31	°C/W

## 3. Typical Application Schematic



**Note\*** See 15. "Power Supply Filtering" on page 20.

## 4. Functional Description

The Si5110 transceiver is a low-power, fully-integrated serializer/deserializer that provides significant margin to all SONET/SDH jitter specifications. The device operates from 2.4–2.7 Gbps making it suitable for OC-48/STM-16 applications, and OC-48/STM-16 applications that use 255/238 or 255/237 forward error correction (FEC) coding. The low-speed receive/transmit interface uses a low-power parallel LVDS interface.

## 5. Receiver

The receiver within the Si5110 includes a precision limiting amplifier, a jitter-tolerant clock and data recovery unit (CDR), and 1:4 demultiplexer. Programmable data slicing level and sampling phase adjustment are provided to support bit-error-rate (BER) optimization for long haul applications.

### 5.1. Receiver Differential Input Circuitry

The receiver serial input provides proper termination and biasing through two resistor dividers internal to the device. The active circuitry has high-impedance inputs and provides sufficient gain for the clock and data recovery unit to recover the serial data. The input bias levels are optimized for jitter tolerance and input sensitivity and are typically not dc compatible with standard I/Os; simply ac couple the data lines as shown in Figure 10.

### 5.2. Limiting Amplifier

The Si5110 incorporates a limiting amplifier with sufficient gain to directly accept the output of transimpedance amplifiers.

The limiting amplifier provides sufficient gain to fully saturate with input signals that are greater than 30 mV peak-to-peak differential. In addition, input signals up to 2 V peak-to-peak differential do not cause any performance degradation.

#### 5.2.1. Receiver Signal Amplitude Monitoring

The Si5110 limiting amplifier includes circuitry that monitors the amplitude of the receiver differential input signal (RXDIN). The RXAMPMON output provides an analog output signal that is proportional to the input signal amplitude. The signal is enabled when SLICEMODE is asserted. The voltage on the RXAMPMON output is nominally equal to one-half of the differential peak-to-peak signal amplitude of RXDIN as shown in Equation 1.

$$V_{RXAMPMON} \approx (V_{RXDIN(PP)} \times .566)$$

#### Equation 1

The receiver signal amplitude monitoring circuit is also used in the generation of the loss-of-signal alarm (LOS).

#### 5.2.2. Loss-of-Signal Alarm (LOS)

The Si5110 can be configured to activate a loss-of-signal alarm output (LOS) when the RXDIN input amplitude drops below a programmable threshold level. An appropriate level of hysteresis prevents unnecessary switching on LOS.

The  $\overline{LOS}$  threshold level is set by applying a dc voltage to the LOSLVL input. The mapping of the voltage on the LOSLVL pin to the  $\overline{LOS}$  threshold level depends on the state of the SLICEMODE input. (The SLICEMODE input is used to select either Absolute Slice mode or Proportional Slice mode operation.)

The LOSLVL mapping for Absolute Slice Mode (SLICEMODE = 0) is given in Figure 4 on page 15. The linear region of the assert can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVL} \times 0.958$$

#### Equation 2

where  $V_{LOS}$  is the differential pk-pk  $\overline{LOS}$  threshold referred to the RXDIN input, and  $V_{LOSLVL}$  is the voltage applied to the LOSLVL pin. The linear region of the de-assert curve can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVL} \times 0.762$$

#### Equation 3

The LOSLVL mapping for Proportional Slice mode (SLICEMODE = 1) is given in Figure 5 on page 16. The linear region of the assert can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVL} \times 0.61$$

#### Equation 4

where  $V_{LOS}$  is the differential pk-pk  $\overline{LOS}$  threshold referred to the RXDIN input, and  $V_{LOSLVL}$  is the voltage applied to the LOSLVL pin.

The linear region of the assert curve can be approximated by the following equation:

$$V_{LOS} \approx V_{LOSLVL} \times 0.72$$

#### Equation 5

The  $\overline{\text{LOS}}$  detection circuitry is disabled by tying the LOSLVL input to VREF. This forces the LOS output high.

### 5.2.3. Slice Level Adjustment

The limiting amplifier allows adjustment of the 0/1 decision threshold, or slice level, to allow optimization of bit-error-rates (BER) for demanding applications such as long-haul links. The Si5110 provides two different modes of slice level adjustment: Absolute Slice mode and Proportional Slice mode. The mode is selected using the SLICEMODE input.

In either mode, the slice level is set by applying a dc voltage to the SLICELVL input. The mapping of the voltage on the SLICELVL pin to the 0/1 decision threshold voltage (or slice voltage) depends on the selected mode of operation.

The SLICELVL mapping for Absolute Slice mode (SLICEMODE = 0) is given in Figure 6 on page 16. The linear region of this curve can be approximated by the following equation:

$$V_{\text{LEVEL}} \approx ((V_{\text{SLICELVL}} - (V_{\text{REF}} \times 0.4)) \times 0.375) - 0.005$$

**Equation 6**

where  $V_{\text{LEVEL}}$  is the effective slice level referred to the RXDIN input,  $V_{\text{SLICELVL}}$  is the voltage applied to the SLICELVL pin, and  $V_{\text{REF}}$  is the reference voltage provided by the Si5110 on the VREF output pin (nominally 1.25 V).

The SLICELVL mapping for Proportional Slice mode (SLICEMODE = 1) is given in Figure 7 on page 17. The linear region of this curve can be approximated by the following equation:

$$V_{\text{LEVEL}} = [(V_{\text{SLICELVL}} - (V_{\text{REF}} \times 0.4)) \times (V_{\text{RXDIN(PP)}} \times 0.95)] - [0.03 \times V_{\text{RXDIN(PP)}}]$$

**Equation 7**

where  $V_{\text{LEVEL}}$  is the effective slice level referred to the RXDIN input,  $V_{\text{SLICELVL}}$  is the voltage applied to the SLICELVL pin,  $V_{\text{REF}}$  is the reference voltage provided by the Si5110 on the VREF output pin, and  $V_{\text{RXDIN(PP)}}$  is the peak-to-peak voltage level of the receive data signal applied to the RXDIN input.

The slice level adjustment function can be disabled by tying the SLICELVL input to VREF. When slice level adjustment is disabled, the effective slice level is set to 0 mV relative to internally biased input common mode voltage for RXDIN.

## 5.3. Clock and Data Recovery (CDR)

The Si5110 uses an integrated CDR to recover clock and data from a non-return to zero (NRZ) signal input on RXDIN. The recovered clock is used to regenerate the incoming data by sampling the output of the limiting amplifier at the center of the NRZ bit period.

### 5.3.1. Sample Phase Adjustment

In applications where data eye distortions are introduced by the transmission medium, it may be desirable to recover data by sampling at a point that is not at the center of the data eye. The Si5110 provides a sample phase adjustment capability that allows adjustment of the CDR sampling phase across the NRZ data period. When sample phase adjustment is enabled, the sampling instant used for data recovery can be moved over a range of approximately  $\pm 22$  ps relative to the center of the incoming NRZ bit period.

The sample phase is set by applying a dc voltage to the PHASEADJ input. The mapping of the voltage present on the PHASEADJ input to the sample phase sampling offset is given in Figure 8. The linear region of this curve can be approximated by the following equation:

$$\text{Phase Offset} \approx 85 \text{ ps/V} \times (V_{\text{PHASEADJ}} - (0.4 \times V_{\text{REF}}))$$

**Equation 8**

where Phase Offset is the sampling offset in picoseconds from the center of the data eye,  $V_{\text{PHASEADJ}}$  is the voltage applied to the PHASEADJ pin, and  $V_{\text{REF}}$  is the reference voltage provided by the Si5110 on the VREF output pin (nominally 1.25 V). A positive phase offset adjusts the sampling point to lead the default sampling point (the center of the data eye) and a negative phase offset adjusts the sampling point to lag the default sampling point.

Data recovery using a sampling phase offset is disabled by tying the PHASEADJ input to VREF. This forces a phase offset of 0 ps to be used for data recovery.

### 5.3.2. Receiver Lock Detect

The Si5110 provides lock-detect circuitry that indicates whether the PLL has achieved frequency lock with the incoming data. This circuit compares the frequency of a divided down version of the recovered clock with the frequency of the supplied reference clock. The Si5110 will use either REFCLK or TXCLK4IN as the reference clock input signal, depending on the state of the REFSEL input. If the (divided) recovered clock frequency deviates from that of the reference clock by more than the amount specified in Table 5 on page 9, the CDR is declared out of lock, and the loss-of-lock (RXLOL) pin is asserted. In this state, the CDR attempts to reacquire lock with the incoming data stream. During

reacquisition, the recovered clock frequency (RXCLK1 and RXCLK2) drifts over a range of approximately  $\pm 1000$  ppm relative to the supplied reference clock unless LTR is asserted. The RXLOL output remains asserted until the frequency of the (divided) recovered clock differs from the reference clock frequency by less than the amount specified in Table 5 on page 9.

The  $\overline{\text{RXLOL}}$  output will be asserted automatically if a valid reference clock is not detected.

The  $\overline{\text{RXLOL}}$  output will also be asserted whenever the loss of signal alarm ( $\overline{\text{LOS}}$ ) is active, provided that the LTR input is set high (i.e., provided that the device is not configured for Lock-to-Reference mode).

### 5.3.3. Lock-to-Reference

The lock-to-reference ( $\overline{\text{LTR}}$ ) input can be utilized to ensure the presence of a stable output clock during a loss-of-signal alarm ( $\overline{\text{LOS}}$ ). When LTR is asserted, the CDR is prevented from phase locking to the data signal and the CDR locks the RXCLKOUT1 and RXCLKOUT2 outputs to the reference clock. In typical applications, the  $\overline{\text{LOS}}$  output is tied to the LTR input to force a stable output clock during a loss-of-signal condition.

## 5.4. Deserialization

The Si5110 uses a 1:4 demultiplexer to deserialize the high-speed input. The deserialized data is output on a 4-bit parallel data bus, RXDOUT[3:0], aligned with the rising edge of RXCLK1.

### 5.4.1. Serial Input to Parallel Output Relationship

The Si5110 provides the capability to select the order in which the received serial data is mapped to the parallel output bus RXDOUT[3:0]. The mapping of the receive bits to the output data word is controlled by the RXMSBSEL input. When RXMSBSEL is set low, the first bit received is output on RXDOUT0, and the following bits are output in order on RXDOUT1 through RXDOUT3. When RXMSBSEL is set high, the first bit received is output on RXDOUT3, and the following bits are output in order on RXDOUT2 through RXDOUT0.

## 5.5. Voltage Reference Output

The Si5110 provides an output voltage reference that can be used by external circuitry to set the  $\overline{\text{LOS}}$  threshold, slicing level, or sampling phase adjustment input voltage levels. One possible implementation uses a resistor divider to set the control voltage for the LOSLVL, SLICELVL, or PHASEADJ inputs. An alternative is the use of digital-to-analog converters (DACs) to set the control voltages. Using this approach, VREF is used to set the range of the DAC outputs. The voltage on the VREF output is nominally 1.25 V.




Figure 4. Typical LOSLVL Transfer Curve, Absolute Slice Mode (SLICEMODE = 0)




Figure 5. Typical LOSLVL Transfer Curve, Proportional Slice Mode (SLICEMODE = 1)






Figure 6. Typical SLICELVL Transfer Curve, Absolute Slice Mode (SLICEMODE = 0)



**Figure 7. Typical SLICELVL Transfer Curve, Proportional Slice Mode (SLICEMODE = 1)**



**Figure 8. Typical PHASEADJ Transfer Curve**

## 5.6. Auxiliary Clock Output

To support the widest range of system timing configurations, The Si5110 provides a primary clock output on RXCLK1 and a secondary clock output (RXCLK2). The RXCLK2 output can be configured to provide a clock that is 1/4th or 1/16th the frequency of the high-speed recovered clock. The divide ratio which determines the RXCLK2 output frequency is selected by RXCLK2DIV.

## 5.7. Receive Data Squelch

During some system error conditions, such as  $\overline{\text{LOS}}$ , it may be desirable to force the receive data output to zero in order to avoid propagation of erroneous data into the downstream electronics. The Si5110 provides a data squelching control input,  $\overline{\text{RXSQLCH}}$ , for this purpose.

When the  $\overline{\text{RXSQLCH}}$  input is low, the data outputs  $\overline{\text{RXDOUT}}[3:0]$  are forced to a zero state. The  $\overline{\text{RXSQLCH}}$  input is ignored when the device is operating in Diagnostic Loopback mode ( $\text{DLBK} = 0$ ).

## 6. Transmitter

The transmitter consists of a low jitter clock multiplier unit (CMU) with a 4:1 serializer. The CMU uses a phase-locked loop (PLL) architecture based on Silicon Laboratories' proprietary DSPLL technology. This technology generates ultra-low jitter clock and data outputs that provide significant margin to the SONET/SDH specifications. The DSPLL architecture also utilizes a digitally implemented loop filter that eliminates the need for external loop filter components. As a result, sensitive noise coupling nodes that typically degrade jitter performance in crowded PCB environments are removed.

The DSPLL also reduces the complexity and relaxes the performance requirements for reference clock distribution circuitry for OC-48/STM-16 optical port cards. The DSPLL provides selectable wideband and narrowband loop filter settings that allow the jitter attenuation characteristics of the CMU to be optimized for the jitter content of the supplied reference clock. This allows the CMU to operate with reference clocks that have relatively high jitter content.

Unlike traditional analog PLL implementations, the loop filter bandwidth of the Si5110 transmitter CMU is controlled by a digital filter inside the DSPLL circuit allowing the bandwidth to be changed without changing any external component values.

## 6.1. DSPLL® Clock Multiplier Unit

The Si5110's clock multiplier unit (CMU) uses Silicon Laboratories proprietary DSPLL technology to achieve optimal jitter performance. The DSPLL implementation utilizes a digital signal processing (DSP) algorithm to replace the loop filter commonly found in analog PLL designs. This algorithm processes the phase detector error term and generates a digital control value to adjust the frequency of the voltage-controlled oscillator (VCO). The DSPLL implementation requires no external loop filter components. Eliminating sensitive noise entry points makes the DSPLL implementation less susceptible to board-level noise sources and makes SONET/SDH jitter compliance easier to attain in the application.

The transmit CMU multiplies the frequency of the selected reference clock up to the serial transmit data rate. The  $\overline{\text{TXLOL}}$  output signal provides an indication of the transmit CMU lock status. When the CMU has achieved lock with the selected reference, the  $\overline{\text{TXLOL}}$  output is deasserted (driven high). The  $\overline{\text{TXLOL}}$  signal will be asserted, indicating a transmit CMU loss-of-lock condition, when a valid clock signal is not detected on the selected reference clock input. The  $\overline{\text{TXLOL}}$  signal will also be asserted during the transmit CMU frequency calibration. Calibration is performed automatically when the Si5110 is powered on, when a valid clock signal is detected on the selected reference clock input following a period when no valid clock was present, or when the frequency of the selected reference clock is outside of the transmit CMU's PLL lock range or after RESET is deasserted.

### 6.1.1. Programmable Loop Filter Bandwidth

The digitally implemented loop filter allows for four transmit CMU loop bandwidth settings that provide wideband or narrowband jitter transfer characteristics. The filter bandwidth is selected via the  $\overline{\text{BWSEL}}[1:0]$  control inputs. The loop bandwidth choices are listed in Table 6. Unlike traditional PLL implementations, changing the loop filter bandwidth of the Si5110 is accomplished without the need to change external component values.

Lower loop bandwidth settings (Narrowband operation) make the Si5110 more tolerant to jitter on the reference clock source. As a result, circuitry used to generate and distribute the physical layer reference clocks can be simplified without compromising margin to the SONET/SDH jitter specifications.

Higher loop bandwidth settings (Wideband operation) are useful in applications where the reference clock is provided by a low jitter source like the Si5364 Clock Synchronization IC or Si5320 Precision Clock

Multiplier/Jitter Attenuator IC. Wideband operation allows the DSPLL to more closely track the precision reference source, resulting in the best possible jitter performance.

## 6.2. Serialization

The Si5110 serialization circuitry is comprised of a FIFO and a parallel to serial shift register. Low-speed data on the parallel 4-bit input bus, TXDIN[3:0], is latched into the FIFO on the rising edge of TXCLK4IN. Data is clocked out of the FIFO and into the shift register by TXCLK4OUT. The high-speed serial data stream TXDOUT is clocked out of the shift register by TXCLKOUT. The TXCLK4OUT clock is provided as an output signal to support data word transfers between the Si5110 and upstream devices using a counter clocking scheme.

### 6.2.1. Input FIFO

The Si5110 FIFO decouples the timing of the data transferred into the device via TXCLK4IN from the data transferred into the shift register via TXCLK4OUT. The FIFO is eight parallel words deep and accommodates any static phase delay that may be introduced between TXCLK4OUT and TXCLK4IN in counter clocking schemes. Furthermore, the FIFO accommodates a bounded phase drift, or wander, between TXCLK4IN and TXCLK4OUT of up to three parallel data words.

The FIFO circuitry indicates an overflow or underflow condition by asserting the FIFOERR signal. This output can be used to re-center the FIFO read/write pointers by tying it directly to the FIFORST input.

The FIFORST signal causes re-centering of the FIFO read/write pointers. The Si5110 also automatically re-centers the read/write pointers after the device is powered on, after an external reset via the RESET input, and each time the DSPLL transitions from an out-of-lock state to a locked state (when TXLOL transitions from low to high).

### 6.2.2. Parallel Input To Serial Output Relationship

The Si5110 provides the capability to select the order in which the data received on the parallel input bus TXDIN[3:0] is transmitted serially on the high-speed serial data output TXDOUT. Data on the parallel bus will be transmitted MSB first or LSB first depending on the setting of the TXMSBSEL input. When TXMSBSEL is set low, TXDIN0 is transmitted first, followed in order by TXDIN1 through TXDIN3. When TXMSBSEL is set high, TXDIN3 is transmitted first, followed in order by TXDIN2 through TXDIN0. This feature can simplify printed circuit board (PCB) routing in applications where ICs are mounted on both sides of the PCB.

### 6.2.3. Transmit Data Squelch

To prevent the transmission of corrupted data into the network, the Si5110 provides a control pin that can be used to force the high-speed serial data output TXDOUT to zero. When the TXSQLCH input is set low, the TXDOUT signal is forced to a zero state. The TXSQLCH input is ignored when the device is operating in Line Loopback mode ( $\overline{\text{LLBK}} = 0$ ).

### 6.2.4. Clock Disable

The Si5110 provides a clock disable pin, TXCLKDSBL, that can be used to disable the high-speed serial data clock output, TXCLKOUT. When the TXCLKDSBL pin is asserted, the positive and negative terminals of CLKOUT are tied internally to 1.5 V through 50  $\Omega$  on-chip resistors.

This feature can be used to reduce power consumption in applications that do not use the high-speed transmit data clock.

## 7. Loop Timed Operation

The Si5110 can be configured to provide SONET/SDH compliant loop timed operation. When the LPTM input is set low, the transmit clock and data timing is derived from the CDR recovered clock output. This is achieved by dividing down the recovered clock and using it as a reference source for the transmit CMU. This results in transmit clock and data signals that are locked to the timing recovered from the received data path. A narrow-band loop filter setting is recommended for this mode of operation.

## 8. Diagnostic Loopback

The Si5110 provides a Diagnostic Loopback mode that establishes a loopback path from the serializer output to the deserializer input. This provides a mechanism for looping back data input via the low speed transmit interface TXDIN[3:0] to the low speed receive data interface RXDOUT[3:0]. This mode is enabled when the DLBK input is set low.

**Note:** Setting both  $\overline{\text{DLBK}}$  and  $\overline{\text{LLBK}}$  low simultaneously is not supported.

## 9. Line Loopback

The Si5110 provides a Line Loopback mode that establishes a loopback path from the high-speed receive input to the high-speed transmit output. This provides a mechanism for looping back the high-speed data and clock recovered from RXDIN to the transmit data output TXDOUT and transmit clock TXCLKOUT. This mode is enabled when the  $\overline{\text{LLBK}}$  input is set low.

**Note:** Setting both  $\overline{\text{DLBK}}$  and  $\overline{\text{LLBK}}$  low simultaneously is not supported.

## 10. Bias Generation Circuitry

The Si5110 uses two external resistors, RXREXT and TXREXT, to set internal bias currents for the receive and transmit sections of the device, respectively. The external resistors allow precise generation of bias currents, which can significantly reduce power consumption. The bias generation circuitry requires two 3.09 k $\Omega$  (1%) resistors each connected between RXREXT and GND, and between TXREXT and GND.

## 11. Reference Clock

The Si5110 supports operation with one of two possible reference clock sources. In the first configuration, an external reference clock is connected to the REFCLK input. The second configuration uses the parallel data clock, TXCLK4IN, as the reference clock source. The REFSEL input is used to select whether the REFCLK or the TXCLK4IN input will be used as the reference clock.

When REFCLK is selected as the reference clock source (REFSEL = 1), two possible reference clock frequencies are supported. The reference clock frequency provided on the REFCLK input can be either 1/16th or 1/32nd the desired transceiver data rate. The REFCLK frequency is selected using the REFRATE input.

The TXCLK4IN clock frequency is equal to 1/4th the transceiver data rate. When TXCLK4IN is selected as the reference clock source (REFSEL = 0), the REFRATE input has no effect.

The CMU in the Si5110's transmit section multiplies the provided reference up to the serial transmit data rate. When the CMU has achieved lock with the selected reference, the TXLOL output is deasserted (driven high).

The CDR in the receive section of the Si5110 uses the selected reference clock to center the receiver PLL frequency in order to speed lock acquisition. When the receive CDR locks to the data input, the RXLOL signal is deasserted (driven high).

## 12. Reset

The Si5110 is reset by holding the  $\overline{\text{RESET}}$  pin low for at least 1  $\mu\text{s}$ . When  $\overline{\text{RESET}}$  is asserted, the input FIFO pointers are reset and the digital control circuitry is initialized.

When  $\overline{\text{RESET}}$  transitions high to start normal operation, the transmit CMU calibration is performed.

## 13. Transmit Differential Output Circuit

The Si5110 utilizes a current-mode logic (CML) architecture to drive the high-speed serial output clock and data on TXCLKOUT and TXDOUT. An example of output termination with ac coupling is shown in Figure 9. In applications where direct dc coupling is possible, the 0.1  $\mu\text{F}$  capacitors may be omitted. The differential peak-to-peak voltage swing of the CML architecture is listed in Table 2 on page 6.

## 14. Internal Pullups and Pulldowns

On-chip 30 k $\Omega$  resistors are used to individually set the LVTTTL inputs if these inputs are left disconnected. The specific default state of each input is enumerated in 17. "Pin Descriptions: Si5110" on page 25.

## 15. Power Supply Filtering

The transmitter generated jitter is most sensitive to power supply noise below its PLL loop-bandwidth (BWSEL setting). The power supply noise of interest is bounded between the SONET/SDH generated jitter specification of 12 kHz (for 2.48832 Gbps) and the PLL loop-bandwidth. Integrated supply noise from 1/10th the SONET/SDH specification (1.2 kHz) to 10x the loop-bandwidth should be suppressed to a level appropriate for each design. Below the PLL loop-bandwidth, the typical generated jitter due to supply noise is approximately 2.5 mUIpp per 1 mVrms; this parameter can be used as a guideline for calculating the output jitter and supply filtering requirements. The receiver does not place additional power supply constraints beyond those listed for the transmitter.

Please contact Silicon Laboratories' applications engineering for recommendations on bypass capacitors and their placement.




Figure 9. CML Output Driver Termination (TXCLKOUT, TXDOUT)






Figure 10. Receiver Differential Input Circuitry



**Figure 11. LVDS Differential Input Circuitry**



**Figure 12. LVDS Driver Termination (RXDOUT, TXCLK4OUT)**

## 16. Si5110 Pinout: 99 BGA





Figure 13. Si5110 Pin Configuration (Bottom View)



**Figure 14. Si5110 Pin Configuration (Transparent Top View)**

## 17. Pin Descriptions: Si5110

Pin Number(s)	Name	I/O	Signal Level	Description
H3 H6	BWSEL1 BWSEL0	I	LVTTL	<b>Transmit DSPLL Bandwidth Select.</b> The inputs select loop bandwidth of the Transmit Clock Multiplier DSPLL as listed in Table 6. <b>Note:</b> Both inputs have an internal pulldown.
H7	$\overline{\text{DLBK}}$	I	LVTTL	<b>Diagnostic Loopback.</b> When this input is low, the transmit clock and data are looped back for output on RXDOUT, RXCLK1 and RXCLK2. This pin should be held high for normal operation. <b>Note:</b> This input has an internal pullup.
J5	$\overline{\text{FIFOERR}}$	O	LVTTL	<b>FIFO Error.</b> This output is asserted (driven low) when a FIFO overflow/underflow has occurred. This output is low until reset by asserting FIFORST.
H5	$\overline{\text{FIFORST}}$	I	LVTTL	<b>FIFO RESET.</b> When this input is low, the read/write FIFO pointers are reset to their initial state. <b>Note:</b> This input has an internal pullup.
B2, C2, D1, E2, E7–9, F2, F7–9, G1, H2, J2, K1	GND	GND		<b>Supply Ground.</b> Connect to system GND. Ensure a very low impedance path for optimal performance.
H8	$\overline{\text{LLBK}}$	I	LVTTL	<b>Line Loopback.</b> When this input is low, the recovered clock and data are looped back for output on TXDOUT, and TXCLK-OUT. Set this pin high for normal operation. <b>Note:</b> This input has an internal pullup.
D2	$\overline{\text{LOS}}$	O	LVTTL	<b>Loss-of-Signal.</b> This output is asserted (driven low) when the peak-to-peak signal amplitude on RXDIN is below the threshold set via LOSLVL.
B3	LOSLVL	I		<b>LOS Threshold Level.</b> Applying an analog voltage to this pin allows adjustment of the Threshold used to declare $\overline{\text{LOS}}$ . Tying this input to VREF disables $\overline{\text{LOS}}$ detection and forces the LOS output high.

Pin Number(s)	Name	I/O	Signal Level	Description
G8	$\overline{\text{LPTM}}$	I	LVTTL	<p><b>Loop Timed Operation.</b></p> <p>When this input is set low, the recovered clock from the receiver is divided down and used as the reference source for the transmit CMU. The narrowband setting for the DSPLL CMU is sufficient to provide SONET compliant jitter generation and jitter transfer on the transmit data and clock outputs (TXD-OUT, TXCLKOUT). Set this pin high for normal operation.</p> <p><b>Note:</b> This input has an internal pullup.</p>
C4	$\overline{\text{LTR}}$	I	LVTTL	<p><b>Lock-to-Reference.</b></p> <p>When the <math>\overline{\text{LTR}}</math> input is set low, the receiver PLL will lock to the selected reference clock. This function can be used to force a stable output clock on the RXCLK1 and RXCLK2 outputs when no valid input data signal is applied to RXDIN.</p> <p>When the <math>\overline{\text{LTR}}</math> input is set high, the receiver PLL will lock to the RXDIN signal (normal operation).</p> <p><b>Note:</b> This input has an internal pullup.</p>
A2	PHASEADJ	I		<p><b>Sampling Phase Adjust.</b></p> <p>Applying an analog voltage to this pin allows adjustment of the sampling phase across the data eye. Tying this input to VREF nominally centers the sampling phase.</p>
E10 F10	REFCLK+, REFCLK–	I	LVPECL	<p><b>Differential Reference Clock.</b></p> <p>This input is used as the Si5110 reference clock when the REFSEL input is set high (REFSEL = 1). The reference clock sets the operating frequency of the Si5110 transmit CMU, which is used to generate the high-speed transmit clock TXCLKOUT. The reference clock is also used by the Si5110 receiver CDR to center the PLL during lock acquisition, and as a reference for determination of the receiver lock status.</p> <p>The REFCLK frequency is either 1/16th or 1/32nd of the serial data rate (nominally 155 or 78 MHz, respectively). The REFCLK frequency is selected using the REFRATE input.</p> <p>When REFSEL = 1, a valid reference clock must be present.</p>

Pin Number(s)	Name	I/O	Signal Level	Description
F3	REFRATE	I	LVTTL	<p><b>Reference Clock Rate Select.</b></p> <p>The REFRATE input sets the frequency for the REFCLK input. When REFRATE is set high, the REFCLK frequency is 1/16th the serial data rate (nominally 155 MHz). When REFRATE is set low, the REFCLK frequency is 1/32nd the serial data rate (nominally 78 MHz).</p> <p>The REFRATE input has no effect when the REFSEL input is set low.</p> <p><b>Note:</b> This input has an internal pullup.</p>
J7	REFSEL	I	LVTTL	<p><b>Reference Clock Selection.</b></p> <p>This input selects the reference clock source to be used by the Si5110 transmitter and receiver. The reference clock sets the operating frequency of the Si5110 transmit CMU, which is used to generate the high-speed transmit clock TXCLKOUT. The reference clock is also used by the Si5110 receiver CDR to center the PLL during lock acquisition, and as a reference for determination of the receiver lock status.</p> <p>When REFSEL = 0, the low-speed data input clock, TXCLK4IN, is used as the reference clock. When REFSEL = 1, the reference clock provided on REFCLK is used.</p> <p><b>Note:</b> This input has an internal pullup.</p>
E3	<u>RESET</u>	I	LVTTL	<p><b>Device Reset.</b></p> <p>Forcing this input low for at least 1 <math>\mu</math>s causes a device reset. For normal operation, this pin should be held high.</p> <p><b>Note:</b> This input has an internal pullup.</p>
A6, B6, C5, G3, J3–4, K2	RSVD_GND			<p><b>Reserved Tie To Ground.</b></p> <p>Must be connected directly to GND for proper operation.</p>
B5	RXAMPMON	O	Analog	<p><b>Receiver Amplitude Monitor.</b></p> <p>The RXAMPMON output provides an analog output signal that is proportional to the input signal amplitude. See Equation 1 for the relationship between RXAMPON and RXDIN. This signal is active when SLICEMODE is asserted.</p>
B8 B7	RXCLK1+, RXCLK1–	O	LVDS	<p><b>Differential Receiver Clock Output 1.</b></p> <p>The clock recovered from the signal present on RXDIN is divided down to the parallel output word rate and output on RXCLK1. In the absence of data, a stable clock on RXCLK1 can be maintained by asserting <u>LTR</u>.</p>

Pin Number(s)	Name	I/O	Signal Level	Description
A8 A7	RXCLK2+, RXCLK2–	O	LVDS	<b>Differential Receiver Clock Output 2.</b> An auxiliary output clock is provided on this pin that is equivalent to, or a submultiple of, the output word rate. The divide factor used in generating RXCLK2 is set via RXCLK2DIV.
C8	$\overline{\text{RXCLK2DIV}}$	I	LVTTL	<b>RXCLK2 Clock Divider Select.</b> This input selects the divide factor used to generate the RXCLK2 output. When this input is driven high, RXCLK2 is equal to the output word rate on RXDOUT. When driven low, RXCLK2 is 1/4th the output word rate. <b>Note:</b> This input has an internal pullup.
D3	$\overline{\text{RXCLK1DSBL}}$	I	LVTTL	<b>RXCLK1 Disable.</b> Setting this input low disables the RXCLK1 output. This is used to save power in applications that do not require the primary output clock. <b>Note:</b> This input has an internal pullup.
C7	$\overline{\text{RXCLK2DSBL}}$	I	LVTTL	<b>RXCLK2 Disable.</b> Setting this input low disables the RXCLK2 output. This saves power in applications that do not require an auxiliary clock. <b>Note:</b> This input has an internal pullup.
B1, C1	RXDIN+, RXDIN–	I	High-Speed Differential	<b>Differential Receive Data Input.</b> The receive clock and data signals RXCLK1, RXCLK2, and RXDOUT[3:0] are recovered from the high-speed data signal present on these pins.
C9 D9 C10 D10 A9 B9 A10 B10	RXDOUT3+ RXDOUT3– RXDOUT2+ RXDOUT2– RXDOUT1+ RXDOUT1– RXDOUT0+ RXDOUT0–	O	LVDS	<b>Differential Parallel Receive Data Output.</b> The data recovered from the signal present on RXDIN is demultiplexed and output as a 4-bit parallel word via RXDOUT[3:0]. The bit order for demultiplexing is selected by the RXMSBSEL input. The RXDOUT[3:0] outputs are aligned to the rising edge of RXCLK1.
C3	$\overline{\text{RXLOL}}$	O	LVTTL	<b>Receiver Loss-of-Lock.</b> This output is asserted (driven low) when the recovered clock frequency deviates from the reference clock by the amount specified in Table 5 on page 9.

Pin Number(s)	Name	I/O	Signal Level	Description
D8	RXMSBSEL	I	LVTTL	<b>Receive Data Bus Bit Order Select.</b> This input determines the order of the received data bits on the RXDOUT[3:0] output bus. For RXMSBSEL = 0, the first data bit received is output on RXDOUT0 and following data bits are output on RXDOUT1 through RXDOUT3. For RXMSBSEL = 1, the first data bit is output on RXDOUT3 and following data bits are output on RXDOUT2 through RXDOUT0. <b>Note:</b> This input has an internal pulldown.
A4	RXREXT			<b>Receiver External Bias Resistor.</b> This resistor is used by the receiver circuitry to establish bias currents within the device. This pin must be connected to GND through a 3.09 k $\Omega$ (1%) resistor.
A5	$\overline{\text{RXSQLCH}}$	I	LVTTL	<b>Receiver Data Squelch.</b> When this input is low, the data on RXDOUT[3:0] is forced to a zero state. Set $\overline{\text{RXSQLCH}}$ high for normal operation. The $\overline{\text{RXSQLCH}}$ input is ignored when operating in Diagnostic Loopback mode ( $\overline{\text{DLBK}} = 0$ ). <b>Note:</b> This input has an internal pullup.
A3	SLICELVL	I		<b>Slicing Level Adjustment.</b> Applying an analog voltage to this pin allows adjustment of the slicing level applied to the input data eye. Tying this input to VREF sets the slicing offset to 0.
C6	SLICEMODE	I	LVTTL	<b>Slice Level Adjustment Mode.</b> The SLICEMODE input is used to select the mode of operation for slicing level adjustment. When SLICEMODE = 0, Absolute Slice mode is selected. When SLICEMODE = 1, Proportional Slice mode is selected. <b>Note:</b> This input has an internal pulldown.
K8 K7	TXCLK4IN+, TXCLK4IN–	I	LVDS	<b>Differential Transmit Data Clock Input.</b> The rising edge of this input clocks data present on TXDIN into the device. TXCLK 4IN is also used as the Si5100 reference clock when the REFSEL input is set low.
K6 K5	TXCLK4OUT+, TXCLK4OUT–	O	LVDS	<b>Divided Down Transmit Clock Output.</b> This clock output is generated by dividing down the high-speed output clock, TXCLKOUT, by a factor of 4. It is intended for use in counter clocking schemes that transfer data between the system framer and the Si5110. (See REFSEL and REFRATE descriptions.)

Pin Number(s)	Name	I/O	Signal Level	Description
J8	TXCLKDSBL	I	LVTTL	<b>High-Speed Transmit Clock Disable.</b> When this input is high, the output driver for TXCLKOUT is disabled. In applications that do not require the output data clock, the output clock driver should be disabled to save power. <b>Note:</b> This input has an internal pulldown.
E1 F1	TXCLKOUT+, TXCLKOUT–			<b>High-Speed Transmit Clock Output.</b> The high-speed clock output, TXCLKOUT, is generated by the PLL in the transmit clock multiplier unit. Its frequency is nominally 16 times or 32 times the selected reference source.
G9 H9 G10 H10 J9 K9 J10 K10	TXDIN3+, TXDIN3– TXDIN2+, TXDIN2– TXDIN1+, TXDIN1– TXDIN0+, TXDIN0–	I	LVDS	<b>Differential Parallel Transmit Data Input.</b> The 4-bit data word present on these pins is multiplexed into a high-speed serial stream and output on TXDOUT. The bit order for transmit multiplexing is selected by the TXMSBSEL input. The data on TXDIN[3:0] is clocked into the device by the rising edge of TXCLK4IN.
H1 J1	TXDOUT+, TXDOUT–	O	CML	<b>Differential High-Speed Transmit Data Output.</b> The 4-bit word input on TXDIN[3:0] is multiplexed into a high-speed serial stream that is output on the TXDOUT pins. The bit order for transmit multiplexing is selected by the TXMSBSEL input. The TXDOUT outputs are updated by the rising edge of TXCLKOUT.
K4	$\overline{\text{TXLOL}}$	O	LVTTL	<b>Transmit CMU Loss-of-Lock.</b> The $\overline{\text{TXLOL}}$ output is asserted (low) when the CMU is not phase locked to the selected reference source or if REFCLK is not present.
H4	TXMSBSEL	I	LVTTL	<b>Transmit Data Bus Bit Order Select.</b> This input determines the order in which data bits recovered on the TXDIN[3:0] bus are transmitted on the high-speed serial output TXDOUT. For TXMSBSEL = 0, data on TXDIN0 is transmitted first followed by TXDIN1 through TXDIN3. For TXMSBSEL = 1, TXDIN3 is transmitted first followed by TXDIN2 through TXDIN0. <b>Note:</b> This input has an internal pulldown.
K3	TXREXT			<b>Transmitter External Bias Resistor.</b> This resistor is used by the transmitter circuitry to establish bias currents within the device. This pin must be connected to GND through a 3.09 k $\Omega$ (1%) resistor.


Pin Number(s)	Name	I/O	Signal Level	Description
J6	$\overline{\text{TXSQLCH}}$	I	LVTTL	<b>Transmit Data Squelch.</b> When $\overline{\text{TXSQLCH}}$ is set low, the output data stream on TXDOUT is forced to a zero state. Set $\overline{\text{TXSQLCH}}$ high for normal operation. The $\overline{\text{TXSQLCH}}$ input is ignored when operating in Line Loopback mode ( $\text{LLBK} = 0$ ). <b>Note:</b> This input has an internal pullup.
D4–7, E4–6, F4–6, G4–7	VDD	VDD	1.8 V	<b>Supply Voltage.</b> Nominally 1.8 V.
G2	VDDIO	VDDIO	1.8 V or 3.3 V	<b>LVTTL I/O Supply Voltage.</b> Connect to either 1.8 or 3.3 V. When connected to 3.3 V, LVTTL compatible voltage swings are supported on the LVTTL inputs and LVTTL outputs of the device.
B4	VREF	O	Voltage Ref	<b>Voltage Reference.</b> The Si5110 provides an output voltage reference that can be used by an external circuit to set the LOS threshold, slicing level, or sampling phase adjustment. The equivalent resistance between this pin and GND should not be less than 10 k $\Omega$ . The reference voltage is nominally 1.25 V.

## 18. Ordering Guide

Part Number	Package	Temperature Range
Si5110-G-BC	99-Ball CBGA (Prior Revision) RoHS-5	–20 to 85 °C
Si5110-H-BL	99-Ball PBGA (Current Revision) RoHS-5	–20 to 85 °C
Si5110-H-GL	99-Ball PBGA (Current Revision) RoHS-6	–20 to 85 °C

## 19. Package Outline

Figure 15 illustrates the package details for the Si5110. Table 9 lists the values for the dimensions shown in the illustration.



**Figure 15. 99-Ball Plastic Ball Grid Array (PBGA)**

**Table 9. Package Diagram Dimensions (mm)**


Symbol	Min	Nom	Max
A	1.22	1.39	1.56
A1	0.40	0.50	0.60
A2	0.32	0.36	0.40
A3	0.46	0.53	0.60
b	0.50	0.60	0.70
D	11.00 BSC		
E	11.00 BSC		
D1	9.00 BSC		

Symbol	Min	Nom	Max
E1	9.00 BSC		
e	1.00 BSC		
S	0.50 BSC		
aaa	0.10		
bbb	0.10		
ccc	0.12		
ddd	0.15		
eee	0.08		

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-192, variation AAC-1.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## 20. 11x11 mm 99L PBGA Recommended PCB Layout



Symbol	Min	Nom	Max
X	0.40	0.45	0.50
C1	9.00		
C2	9.00		
E1	1.00		
E2	1.00		

### Notes:

#### General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.

#### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.

#### Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1.

#### Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## DOCUMENT CHANGE LIST

### Revision 0.53 to Revision 1.0

- Update Si5110 1. "Detailed Block Diagram" on page 4 to clarify control RXAMPMON and CMU timing sources.
- Figure 1 on page 5; clarified the measurement of VICM, and VOCM
- Updated Table 2 on page 6.
- Updated Table 3 on page 8.
- Updated Table 4 on page 9.
- Updated Table 5 on page 9.
- Updated Table 6 on page 10.
- Updated Table 7 on page 11.
- Update 3. "Typical Application Schematic" on page 12 to show connection between FIFORSTb and FIFOERRb.
- Updated RXAMPMON description and equation in 5.2.1. "Receiver Signal Amplitude Monitoring" on page 13.
- Updated LOSLVL equations, and related figures (Figure 4 and Figure 5 on page 16).
- Clarified 5.3. "Clock and Data Recovery (CDR)" on page 14.
- Added Figure 9, "CML Output Driver Termination (TXCLKOUT, TXDOUT)," on page 21 and Figure 10, "Receiver Differential Input Circuitry," on page 21.
- Updated RXAMPMON, RXDIN, REFCLK, and TXCLK4IN pin descriptions in 17. "Pin Descriptions: Si5110" on page 25.
- Updated 19. "Package Outline" on page 33.

### Revision 1.0 to Revision 1.1

- Updated Table 2, "DC Characteristics," on page 6.
- Updated Table 9, "Package Diagram Dimensions (mm)," on page 33.

### Revision 1.1 to Revision 1.2

- Updated LVDS Input Impedance in Table 2, "DC Characteristics," on page 6.
- Added test condition for Acquisition Time in Table 6, "AC Characteristics (Transmitter Clock Multiplier)1," on page 10.
- Updated 19. "Package Outline" on page 33.

### Revision 1.2 to Revision 1.3

- Updated chip graphic on page 1.
- Corrected "18. Ordering Guide" on page 32.

### Revision 1.3 to Revision 1.4

- Updated "18. Ordering Guide" on page 32.
- Updated "19. Package Outline" on page 33.
- Updated "20. 11x11 mm 99L PBGA Recommended PCB Layout" on page 34.

### Revision 1.4 to Revision 1.5

- Updated Table 4, "AC Characteristics (TXCLK4OUT, TXCLK4IN, TXCLKOUT, TXDIN, TXDOUT)," on page 9.

## CONTACT INFORMATION

### Silicon Laboratories Inc.

400 West Cesar Chavez  
Austin, TX 78701  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032  
Email: HighSpeed@silabs.com  
Internet: www.silabs.com

### Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.  
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

# AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit [www.ameya360.com](http://www.ameya360.com)

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd  
Minhang District, Shanghai , China

➤ Sales :

Direct     +86 (21) 6401-6692  
Email      amall@ameya360.com  
QQ         800077892  
Skype      ameyasales1 ameyasales2

➤ Customer Service :

Email      service@ameya360.com

➤ Partnership :

Tel         +86 (21) 64016692-8333  
Email      mkt@ameya360.com