

Fully Integrated, 8-Channel Ultrasound Analog Front End With Passive CW Mixer, 0.75 nV/rtHz, 14/12-Bit, 65 MSPS, 158 mW/CH

Check for Samples: AFE5808A

FEATURES

- 8-Channel Complete Analog Front-End
 - LNA, VCAT, PGA, LPF, ADC, and CW Mixer
- Programmable Gain Low-Noise Amplifier (LNA)
 - 24/18/12 dB Gain
 - 0.25/0.5/1 V_{PP} Linear Input Range
 - 0.63/0.7/0.9 nV/rtHz Input Referred Noise
 - Programmable Active Termination
- 40 dB Low Noise Voltage Controlled Attenuator (VCAT)
- 24/30 dB Programmable Gain Amplifier (PGA)
- 3rd Order Linear Phase Low-Pass Filter (LPF)
 - 10, 15, 20, 30 MHz
- 14-bit Analog to Digital Converter (ADC)
 - 77 dBFS SNR at 65 MSPS
 - LVDS Outputs
- Noise/Power Optimizations (Full Chain)
 - 158 mW/CH at 0.75 nV/rtHz, 65 MSPS
 - 101 mW/CH at 1.1 nV/rtHz, 40 MSPS
 - 80 mW/CH at CW Mode
- Excellent Device-to-Device Gain Matching
 - ±0.5 dB (Typical) and ±0.9 dB (Max)
- Low Harmonic Distortion
- Fast and Consistent Overload Recovery
- Passive Mixer for Continuous Wave Doppler (CWD)
 - Low Close-in Phase Noise –156 dBc/Hz at 1 KHz off 2.5 MHz Carrier
 - Phase Resolution of 1/16λ
 - Support 16X, 8X, 4X and 1X CW Clocks
 - 12dB Suppression on 3rd and 5th Harmonics
 - Flexible Input Clocks
- Small Package: 15 mm x 9 mm, 135-BGA

APPLICATIONS

- Medical Ultrasound Imaging
- Nondestructive Evaluation Equipments

DESCRIPTION

The AFE5808A is a highly integrated analog front-end (AFE) solution specifically designed for ultrasound systems in which high performance and small size are required. The AFE5808A integrates a complete time-gain-control (TGC) imaging path and a continuous wave Doppler (CWD) path. It also enables users to select one of various power/noise combinations to optimize system performance. Therefore, the AFE5808A is a suitable ultrasound analog front end solution not only for high-end systems, but also for portable ones.

The AFE5808A contains eight channels of voltage controlled amplifier (VCA), 14/12-bit Analog-to-Digital Converter (ADC), and CW mixer. The VCA includes Low noise Amplifier (LNA), Voltage controlled Attenuator (VCAT), Programmable Gain Amplifier (PGA), and Low-Pass Filter (LPF). The LNA gain is programmable to support 250 mV_{PP} to 1 V_{PP} input signals. Programmable active termination is also supported by the LNA. The ultra-low noise VCAT provides an attenuation control range of 40 dB and improves overall low gain SNR which benefits harmonic imaging and near field imaging. The PGA provides gain options of 24 dB and 30 dB. Before the ADC, a LPF can be configured as 10, 15, 20, or 30 MHz to support ultrasound applications with different frequencies. The high-performance 14bit/65 MSPS ADC in the AFE5808A achieves 77dBFS SNR. It ensures excellent SNR at low chain gain. The ADC's LVDS outputs enable flexible system integration desired for miniaturized systems.

NOTE

AFE5808A is an enhanced version of AFE5808 and it is recommended for new designs. Compared to AFE5808, it expands the cut-off frequency range of the digital high pass filter; increases the handling capability of extreme overload signals; lowers the correlated noise significantly when high impedance source appears.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION CONTINUED

The AFE5808A also integrates a low power passive mixer and a low noise summing amplifier to accomplish onchip CWD beamformer. 16 selectable phase-delays can be applied to each analog input signal. Meanwhile a unique 3rd and 5th order harmonic suppression filter is implemented to enhance CW sensitivity.

The AFE5808A is available in a 15-mm × 9-mm, 135-pin BGA package and it is specified for operation from 0°C to 85°C. It is also pin-to-pin compatible to the AFE5807, AFE5803, and AFE5808.




Figure 1. Block Diagram

Table 1. PACKAGING/ORDERING INFORMATION(1)

PRODUCT	PACKAGE TYPE	OPERATING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
AFE5808A	ZCF	0°C to 85°C	AFE5808AZCF	Tray, 160

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	AVDD	-0.3	3.9	V
Supply voltage	AVDD_ADC	-0.3	2.2	V
Voltage at analog	AVDD_5V	-0.3	6	V
	DVDD	-0.3	2.2	V
Voltage between	AVSS and LVSS	-0.3	0.3	V
Voltage at analo	g inputs and digital inputs	-0.3	min [3.6, AVDD + 0.3]	
Peak solder tem	perature ⁽²⁾		260	°C
Maximum junction	on temperature (T _J), any condition		105	°C
Storage tempera	ture range	– 55	150	°C
Operating temper	erature range	0	85	°C
ESD Botings	НВМ		2000	V
ESD Ratings	CDM		500	V

⁽¹⁾ Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied Exposure to absolute maximum rated conditions for extended periods may degrade device reliability.

THERMAL INFORMATION

		AFE5808A	
	THERMAL METRIC ⁽¹⁾	BGA	UNIT
		135 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	34.1	
JCtop	Junction-to-case (top) thermal resistance	5	
9 _{JB}	Junction-to-board thermal resistance	11.5	°C/W
₽JT	Junction-to-top characterization parameter	0.2	*C/VV
₽ _{ЈВ}	Junction-to-board characterization parameter	10.8	
9 _{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	MAX	UNIT
AVDD	3.15	3.6	V
AVDD_ADC	1.7	1.9	V
DVDD	1.7	1.9	V
AVDD_5V	4.75	5.5	V
Ambient Temperature, T _A	0	85	°C

⁽²⁾ Device complies with JSTD-020D.



PIN INFORMATION

Table 2. Top View ZCF (BGA-135)

	1	2	3	4	5	6	7	8	9
Α	AVDD	INP8	INP7	INP6	INP5	INP4	INP3	INP2	INP1
В	CM_BYP	ACT8	ACT7	ACT6	ACT5	ACT4	ACT3	ACT2	ACT1
С	AVSS	INM8	INM7	INM6	INM5	INM4	INM3	INM2	INM1
D	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVDD	AVDD
Е	CW_IP_AMPINP	CW_IP_AMPINM	AVSS	AVSS	AVSS	AVSS	AVSS	AVDD	AVDD
F	CW_IP_OUTM	CW_IP_OUTP	AVSS	AVSS	AVSS	AVSS	AVSS	CLKP_16X	CLKM_16X
G	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	CLKP_1X	CLKM_1X
Н	CW_QP_OUTM	CW_QP_OUTP	AVSS	AVSS	AVSS	AVSS	AVSS	PDN_GLOBAL	RESET
J	CW_QP_AMPINP	CW_QP_AMPINM	AVSS	AVSS	AVSS	AVDD_ADC	AVDD_ADC	PDN_VCA	SCLK
K	AVDD	AVDD_5V	VCNTLP	VCNTLM	VHIGH	AVSS	DNC	AVDD_ADC	SDATA
L	CLKP_ADC	CLKM_ADC	AVDD_ADC	REFM	DNC	DNC	DNC	PDN_ADC	SEN
М	AVDD_ADC	AVDD_ADC	VREF_IN	REFP	DNC	DNC	DNC	DNC	SDOUT
N	D8P	D8M	DVDD	DNC	DVSS	DNC	DVDD	D1M	D1P
Р	D7M	D6M	D5M	FCLKM	DVSS	DCLKM	D4M	D3M	D2M
R	D7P	D6P	D5P	FCLKP	DVSS	DCLKP	D4P	D3P	D2P

Table 3. PIN FUNCTIONS

PIN					
NO.	NAME	DESCRIPTION			
B9~ B2	ACT1ACT8	Active termination input pins for CH1~8. 1-µF capacitors are recommended. See the Application Information section.			
A1, D8, D9, E8, E9, K1	AVDD	3.3-V Analog supply for LNA, VCAT, PGA, LPF and CWD blocks			
K2	AVDD_5V	5-V Analog supply for LNA, VCAT, PGA, LPF and CWD blocks			
J6, J7, K8, L3, M1, M2	AVDD_ADC	1.8-V Analog power supply for ADC			
C1, D1~D7, E3~E7, F3~F7, G1~G7, H3~H7,J3~J5, K6	AVSS	Analog ground			
L2	CLKM_ADC	Negative input of differential ADC clock. In the single-end clock mode, it can be tied to GND directly or through a 0.1-μF capacitor.			
L1	CLKP_ADC	Positive input of differential ADC clock. In the single-end clock mode, it can be tied to clock signal directly or through a 0.1-µF capacitor.			
F9	CLKM_16X	Negative input of differential CW 16X clock. Tie to GND when the CMOS clock mode is enabled. In the 4X and 8X CW clock modes, this pin becomes the 4X or 8X CLKM input. In the 1X CW clock mode, this pin becomes the inphase 1X CLKM for the CW mixer. Can be floated if CW mode is not used.			
F8	CLKP_16X	Positive input of differential CW 16X clock. In 4X and 8X clock modes, this pin becomes the 4X or 8X CLKP input. In the 1X CW clock mode, this pin becomes the in-phase 1X CLKP for the CW mixer. Can be floated if CW mode is not used.			
G 9	CLKM_1X	Negative input of differential CW 1X clock. Tie to GND when the CMOS clock mode is enabled (Refer to Figure 89 for details). In the 1X clock mode, this pin is the quadrature-phase 1X CLKM for the CW mixer. Can be floated if CW mode is not used.			
G8	CLKP_1X	Positive input of differential CW 1X clock. In the 1X clock mode, this pin is the quadrature-phase 1X CLKP for the CW mixer. Can be floated if CW mode is not used.			
B1	CM_BYP	Bias voltage and bypass to ground. ≥ 1 µF is recommended. To suppress the ultra low frequency noise, 10 µF can be used.			
E2	CW_IP_AMPINM	Negative differential input of the In-phase summing amplifier. External LPF capacitor has to be connected between CW_IP_AMPINM and CW_IP_OUTP. This pin becomes the CH7 PGA negative output when PGA test mode is enabled. Can be floated if not used.			
E1	CW_IP_AMPINP	Positive differential input of the In-phase summing amplifier. External LPF capacitor has to be connected between CW_IP_AMPINP and CW_IP_OUTM. This pin becomes the CH7 PGA positive output when PGA test mode is enabled. Can be floated if not used.			
F1	CW_IP_OUTM	Negative differential output for the In-phase summing amplifier. External LPF capacitor has to be connected between CW_IP_AMPINP andCW_IP_OUTPM. Can be floated if not used.			
F2	CW_IP_OUTP	Positive differential output for the In-phase summing amplifier. External LPF capacitor has to be connected between CW_IP_AMPINM and CW_IP_OUTP. Can be floated if not used.			

Submit Documentation Feedback

Copyright © 2011–2014, Texas Instruments Incorporated



Table 3. PIN FUNCTIONS (continued)

	PIN	DESCRIPTION
NO.	NAME	DESCRIPTION
J2	CW_QP_AMPINM	Negative differential input of the quadrature-phase summing amplifier. External LPF capacitor has to be connected between CW_QP_AMPINM and CW_QP_OUTP. This pin becomes CH8 PGA negative output when PGA test mode is enabled. Can be floated if not used.
J1	CW_QP_AMPINP	Positive differential input of the quadrature-phase summing amplifier. External LPF capacitor has to be connected between CW_QP_AMPINP and CW_QP_OUTM. This pin becomes CH8 PGA positive output when PGA test mode is enabled. Can be floated if not used.
H1	CW_QP_OUTM	Negative differential output for the quadrature-phase summing amplifier. External LPF capacitor has to be connected between CW_QP_AMPINP and CW_QP_OUTM. Can be floated if not used.
H2	CW_QP_OUTP	Positive differential output for the quadrature-phase summing amplifier. External LPF capacitor has to be connected between CW_QP_AMPINM and CW_QP_OUTP. Can be floated if not used.
N8, P9~P7, P3~P1, N2	D1M~D8M	ADC CH1~8 LVDS negative outputs
N9, R9~R7, R3~R1, N1	D1P~D8P	ADC CH1~8 LVDS positive outputs
P6	DCLKM	LVDS bit clock (7x) negative output
R6	DCLKP	LVDS bit clock (7x) positive output
K7, L5~L7,M5~M8, N4, N6	DNC	Do not connect. Must leave floated
N3, N7	DVDD	ADC digital and I/O power supply, 1.8 V
N5, P5, R5	DVSS	ADC digital ground
P4	FCLKM	LVDS frame clock (1X) negative output
R4	FCLKP	LVDS frame clock (1X) positive output
C9~C2	INM1INM8	CH1~8 complimentary analog inputs. Bypass to ground with ≥ 0.015-µF capacitors. The HPF response of the LNA depends on the capacitors.
A9~A2	INP1INP8	CH1~8 analog inputs. AC couple to inputs with ≥ 0.1-µF capacitors.
L8	PDN_ADC	ADC partial (fast) power down control pin with an internal pull down resistor of 100 kΩ. Active High. Either 1.8-V or 3.3-V logic level can be used.
J8	PDN_VCA	VCA partial (fast) power down control pin with an internal pull down resistor of 20 kΩ. Active High. 3.3-V logic level is recommended.
H8	PDN_GLOBAL	Global (complete) power-down control pin for the entire chip with an internal pull down resistor of 20 k Ω . Active High. 3.3-V logic level is recommended.
L4	REFM	0.5 V reference output in the internal reference mode. Must leave floated in the internal reference mode. Adding test point on PCB is recommended for monitoring the reference output.
M4	REFP	1.5 V reference output in the internal reference mode. Must leave floated in the internal reference mode. Adding test point on PCB is recommended for monitoring the reference output.
H9	RESET	Hardware reset pin with an internal pull-down resistor of 20 kΩ. Active high, 3.3-V logic level is recommended.
J9	SCLK	Serial interface clock input with an internal pull-down resistor of 20 kΩ, 3.3-V logic level is recommended.
K9	SDATA	Serial interface data input with an internal pull-down resistor of 20 k Ω , 3.3-V logic level is recommended.
M9	SDOUT	Serial interface data readout. High impedance when readout is disabled, 1.8-V logic
L9	SEN	Serial interface enable with an internal pull up resistor of 20 kΩ. Active low, 3.3-V logic level is recommended.
K4	VCNTLM	Negative differential attenuation control pin. Common mode voltage is 0.75V.
K3	VCNTLP	Positive differential attenuation control pin. Common mode voltage is 0.75V.
K5	VHIGH	Bias voltage; bypass to ground with ≥ 1 µF.
M3	VREF_IN	ADC 1.4-V reference input in the external reference mode; bypass to ground with 0.1 µF.
K7, L5~L7, M5~M8, N4, N6	DNC	Do not connect. Must leave floated



ELECTRICAL CHARACTERISTICS

AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V, AC-coupled with 0.1 μ F at INP and bypassed to ground with 15 nF at INM, No active termination, $V_{CNTL} = 0$ V, $f_{IN} = 5$ MHz, LNA = 18 dB, PGA = 24 dB, 14 Bit, sample rate = 65 MSPS, LPF Filter = 15 MHz, low noise mode, $V_{OUT} = -1$ dBFS, internal 500 Ω CW feedback resistor, CMOS CW clocks, ADC configured in internal reference mode, single-ended VCNTL mode, VCNTLM = GND, at ambient temperature $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
TGC FULL	. SIGNAL CHANNEL (LNA+VCAT+LPF+ADC)					
	Input voltage noise over LNA Gain (low	Rs = 0 Ω, f = 2 MHz, LNA =24/18/12 dB, PGA = 24 dB		0.76/0.83/1.16		nV/rtHz
	noise mode)	Rs = 0 Ω, f = 2 MHz,LNA =24/18/12 dB, PGA = 30 dB		0.75/0.86/1.12		IIV/IIIIZ
an (DTI)	Input voltage noise over LNA Gain (low	Rs = 0 Ω, f = 2 MHz,LNA =24/18/12 dB, PGA = 24 dB		1.1/1.2/1.45		
en (RTI)	power mode)	Rs = 0 Ω, f = 2 MHz, LNA =24/18/12 dB, PGA = 30 dB		1.1/1.2/1.45		nV/rtHz
	Input Voltage Noise over LNA Gain	Rs = 0 Ω, f = 2 MHz,LNA = 24/18/12 dB, PGA = 24 dB		1/1.05/1.25		
	(Medium Power Mode)	Rs = 0 Ω, f = 2 MHz, LNA = 24/18/12 dB, PGA = 30 dB		0.95/1.0/1.2		nV/rtHz
	Input referred current noise	Low Noise Mode/Medium Power Mode/Low Power Mode		2.7/2.1/2		pA/rtHz
NE	Naire Cours	Rs = 200 Ω , 200- Ω active termination, PGA = 24dB,LNA = 12/18/24 dB		3.85/2.4/1.8		dB
NF	Noise figure	Rs = 100 Ω , 100- Ω active termination, PGA = 24dB,LNA = 12/18/24 dB		5.3/3.1/2.3		dB
V _{MAX}	Maximum Linear Input Voltage	LNA gain = 24/18/12 dB		250/500/1000		\/
V _{CLAMP}	Clamp Voltage	Reg52[10:9] = 0, LNA = 24/18/12 dB		350/600/1150		mV_{PP}
	DCA Cain	Low noise mode		24/30		40
	PGA Gain	Medium/Low power mode		24/28.5		dB
		LNA = 24 dB, PGA = 30 dB, Low noise mode		54		
	Total gain	LNA = 2 4dB, PGA = 30 dB, Med power mode		52.5		dB
		LNA = 24 dB, PGA = 30 dB, Low power mode		52.5		
	Ch-CH Noise Correlation Factor without Signal (1)	Summing of 8 channels		0		
	Ch-CH Noise Correlation Factor with Signal ⁽¹⁾	Full band (VCNTL = 0/0.8)		0.15/0.17		
		1MHz band over carrier (VCNTL= 0/0.8)		0.18/0.75		
		VCNTL = 0.6 V (22-dB total channel gain)	68	70		
	Signal to Noise Ratio (SNR)	VCNTL = 0, LNA = 18 dB, PGA = 24 dB	59.3	63		dBFS
		VCNTL = 0, LNA = 24 dB, PGA = 24 dB		58		
	Narrow Band SNR	SNR over 2 MHz band around carrier at VCNTL = 0.6 V (22 dB total gain)	75	77		dBFS
	Input Common-mode Voltage	At INP and INM pins		2.4		V
	lanut register es			8		kΩ
	Input resistance	Preset active termination enabled	5	0/100/200/400		Ω
	Input capacitance			20		pF
	Input Control Voltage	V _{CNTLP} - V _{CNTLM}	0		1.5	V
	Common-mode voltage	V _{CNTLP} and V _{CNTLM}		0.75		V
	Gain Range			-40		dB
	Gain Slope	V _{CNTL} = 0.1 to 1.1 V		35		dB/V
	Input Resistance	Between V _{CNTLP} and V _{CNTLM}		200		ΚΩ
	Input Capacitance	Between V _{CNTLP} and V _{CNTLM}		1		pF
	TGC Response Time	VCNT L= 0 to 1.5 V step function		1.5		μs
	3rd order-Low-pass Filter			10, 15, 20, 30		MHz
	Settling time for change in LNA gain			14		μs
-	Settling time for change in active termination setting			1	-	μs

(1) Noise correlation factor is defined as Nc/(Nu+Nc), where Nc is the correlated noise power in single channel; and Nu is the uncorrelated noise power in single channel. Its measurement follows the below equation, in which the SNR of single channel signal and the SNR of summed eight channel signal are measured.

summed eight channel signal are measured.
$$\frac{N_C}{N_u + N_C} = \frac{10}{-\frac{1CH_SNR}{10}} \times \frac{1}{56} - \frac{1}{7}$$



AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V, AC-coupled with 0.1 μ F at INP and bypassed to ground with 15 nF at INM, No active termination, $V_{CNTL} = 0$ V, $f_{IN} = 5$ MHz, LNA = 18 dB, PGA = 24 dB, 14 Bit, sample rate = 65 MSPS, LPF Filter = 15 MHz, low noise mode, $V_{OUT} = -1$ dBFS, internal 500 Ω CW feedback resistor, CMOS CW clocks, ADC configured in internal reference mode, single-ended VCNTL mode, VCNTLM = GND, at ambient temperature $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
AC ACCL	JRACY					
	LPF Bandwidth tolerance			±5%		
	CH-CH group delay variation	2 MHz to 15 MHz		2		ns
	CH-CH Phase variation	15 MHz signal		11		Degree
		0 V < VCNTL < 0.1 V (Dev-to-Dev)		±0.5		
	Gain matching	0.1 V < VCNTL < 1.1 V(Dev-to-Dev)	-0.9	±0.5	0.9	-ID
		0.1 V < VCNTL < 1.1 V(Dev-to-Dev) Temp = 0°C and 85°C	-1.1	±0.5	1.1	dB
		1.1 V < VCNTL < 1.5 V(Dev-to-Dev)		±0.5		
	Gain matching	Channel-to-Channel		±0.25		dB
	Output offset	V _{cnti} = 0, PGA = 30 dB, LNA = 24 dB	-75		75	LSB
AC PERF	FORMANCE					
		Fin = 2 MHz; V _{OUT} = -1 dBFS		-60		
		Fin = 5 MHz; V _{OUT} = -1 dBFS		-60		
HD2	Second-Harmonic Distortion	Fin = 5 MHz; V_{IN} = 500 mVpp, V_{OUT} = -1 dBFS, LNA = 18 dB, V_{CNTL} = 0.88 V		-55		dBc
		Fin = 5 MHz; Vin = 250 mVpp, V _{OUT} =–1 dBFS, LNA = 24 dB, V _{CNTL} = 0.88 V		-55		
	Third-Harmonic Distortion	Fin = 2 MHz; V _{OUT} = -1 dBFS		-55		
		Fin = 5 MHz; V _{OUT} = -1 dBFS		-55		
HD3		Fin = 5 MHz; VIN = 500 mVpp, V _{OUT} = -1 dBFS, LNA = 18 dB, V _{CNTL} = 0.88 V		-55		dBc
		Fin = 5 MHz; VIN = 2 50 mVpp, V _{OUT} = -1 dBFS, LNA = 24 dB, V _{CNTL} = 0.88 V		-55		
		Fin = 2 MHz; V _{OUT} = -1 dBFS		-55		
THD	Total Harmonic Distortion	Fin = 5 MHz; V _{OUT} = -1 dBFS		-55		dBc
IMD3	Intermodulation distortion	f1 = 5 MHz at -1 dBFS, f2 = 5.01 MHz at -27 dBFS		-60		dBc
XTALK	Cross-talk	Fin = 5 MHz; V _{OUT} = -1 dBFS		-65		dB
	Phase Noise	1 kHz off 5 MHz (V _{CNTL} = 0 V)		-132		dBc/Hz
_NA						
	Input Referred Voltage Noise	Rs = 0 Ω , f = 2MHz, Rin = High Z, Gain = 24/18/12 dB	0.0	63/0.70/0.9		nV/rtHz
	High-Pass Filter	-3 dB Cut-off Frequency	50/10	00/150/200		KHz
	LNA linear output			4		V _{PP}
/CAT+ P	PGA					
	VCAT Input Noise	0 dB/–40 dB Attenuation		2/10.5		nV/rtHz
	PGA Input Noise	24 dB/30 dB		1.75		nV/rtHz
	-3dB HPF cut-off Frequency			80		KHz



AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V, AC-coupled with 0.1 μ F at INP and bypassed to ground with 15 nF at INM, No active termination, $V_{CNTL} = 0$ V, $f_{IN} = 5$ MHz, LNA = 18 dB, PGA = 24 dB, 14 Bit, sample rate = 65 MSPS, LPF Filter = 15 MHz, low noise mode, $V_{OUT} = -1$ dBFS, internal 500 Ω CW feedback resistor, CMOS CW clocks, ADC configured in internal reference mode, single-ended VCNTL mode, VCNTLM = GND, at ambient temperature $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
CW DOPP	LER				
(DTI)	large transfer and a size (OMA)	1 channel mixer, LNA = 24 dB, 500-Ω feedback resistor	0.8		->//
en (RTI)	Input voltage noise (CW)	8 channel mixer, LNA = 24 dB, 62.5-Ω feedback resistor	0.33		nV/rtHz
(DTO)		1 channel mixer, LNA = 24 dB, 500-Ω feedback resistor	12		->//
en (RTO)	Output voltage noise (CW)	8 channel mixer, LNA = 24 dB, 62.5-Ω feedback resistor	5		nV/rtHz
(DTI)	land and the second in a COMO	1 channel mixer, LNA = 18 dB, 500-Ω feedback resistor	1.1		->//
en (RTI)	Input voltage noise (CW)	8 channel mixer, LNA = 18 dB, 62.5-Ω feedback resistor	0.5		nV/rtHz
(DTO)	Output walks as a size (OM)	1 channel mixer, LNA = 18 dB, 500-Ω feedback resistor	8.1		->//
en (RTO)	Output voltage noise (CW)	8 channel mixer, LNA = 18 dB, 62.5-Ω feedback resistor	4.0		nV/rtHz
NF	Noise figure	Rs = 100 Ω , RIN = High Z, fin = 2 MHz (LNA, I/Q mixer and summing amplifier/filter)	1.8		dB
f _{CW}	CW Operation Range (2)	CW signal carrier frequency	8		MHz
	CW Clock frequency	1X CLK (16X mode)		8	
		16X CLK(16X mode)		128 ⁽³⁾	MHz
		4X CLK (4X mode)	32		
	AC coupled LVPS clock amplitude AC coupled LVPECL clock amplitude	CLKM 16X-CLKP 16X; CLKM 1X-CLKP 1X	0.7		V
		CLNIVI_10X-CLRF_10X, CLNIVI_1X-CLRF_1X	1.6		V _{PP}
	CLK duty cycle	1X and 16X CLKs	33%	66%	
	Common-mode voltage	Internal provided	2.5		V
V _{CMOS}	CMOS Input clock amplitude		4	5	V
	CW Mixer conversion loss		4		dB
	CW Mixer phase noise	1 kHz off 2-MHz carrier	156		dBc/Hz
DR	Input dynamic range	FIN = 2 MHz, LNA = 24/18/12 dB	160/164/165		dBFS/Hz
IMD3	Intermodulation distortion	f1 = 5 MHz, f2 = 5.01 MHz, both tones at –8.5 dBm amplitude, 8 channels summed up in-phase, CW feedback resistor = 87 Ω	-50		dBc
IIVID3	intermodulation distortion	f1 = 5 MHz, F2 = 5.01 MHz, both tones at –8.5 dBm amplitude, Single channel case, CW feed back resistor = 500 Ω	-60		dBc
	I/Q Channel gain matching	16X mode	±0.04		dB
	I/Q Channel phase matching	16X mode	±0.1		Degree
	I/Q Channel gain matching	4X mode	±0.04		dB
	I/Q Channel phase matching	4X mode	±0.1		Degree
	Image rejection ratio	fin = 2.01 MHz, 300 mV input amplitude, CW clock frequency = 2.00 MHz	-50		dBc

⁽²⁾ In the 8X, 4X, and 1X modes, higher CW signal frequencies up to 15 MHz can be supported with small degradation in performance, see application information: CW clock selection. .

Submit Documentation Feedback

Copyright © 2011–2014, Texas Instruments Incorporated

⁽³⁾ After January, 2014, that is date code after 41XXXXX, the CW Clock frequency (16X mode) can be supported up to 145 MHz and approximately 33 to 50% duty cycle based on additional test screening.



AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V, AC-coupled with 0.1 μ F at INP and bypassed to ground with 15 nF at INM, No active termination, $V_{CNTL} = 0$ V, $f_{IN} = 5$ MHz, LNA = 18 dB, PGA = 24 dB, 14 Bit, sample rate = 65 MSPS, LPF Filter = 15 MHz, low noise mode, $V_{OUT} = -1$ dBFS, internal 500 Ω CW feedback resistor, CMOS CW clocks, ADC configured in internal reference mode, single-ended VCNTL mode, VCNTLM = GND, at ambient temperature $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V

a	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	IMING AMPLIFIER					
V _{CMO}	Common-mode voltage	Summing amplifier inputs/outputs		1.5		V
	Summing amplifier output			4		Vpp
		100 Hz		2		nV/rtHz
	Input referred voltage noise	1 kHz		1.2		nV/rtHz
		2 KHz-100 MHz		1		nV/rtHz
	Input referred current noise			2.5		pA/rtHz
	Unit gain bandwidth			200		MHz
	Max output current	Linear operation range		20		mApp
ADC SPI	ECIFICATIONS		1		- 1	
	Sample rate		10		65	MSPS
SNR	Signal-to-noise ratio	Idle channel SNR of ADC 14b		77		dBFS
	Internal reference mode	REFP		1.5		V
		REFM		0.5		V
	External reference mode	VREF_IN Voltage		1.4		V
		VREF_IN Current		50		μA
	ADC input full-scale range			2		Vpp
	LVDS Rate	65MSPS at 14 bit		910		Mbps
POWER	DISSIPATION					
	AVDD Voltage		3.15	3.3	3.6	V
	AVDD_ADC Voltage		1.7	1.8	1.9	V
	AVDD_5V Voltage		4.75	5	5.5	V
	DVDD Voltage		1.7	1.8	1.9	V
		TGC low noise mode, 65 MSPS		158	190	
	Total power dissipation per channel	TGC low noise mode, 40 MSPS		145		mW/CH
		TGC medium power mode, 40 MSPS		114		IIIVV/CI
		TGC low power mode, 40 MSPS		101.5		
		TGC low noise mode, no signal		202	240	
		TGC medium power mode, no signal		126		
		TGC low power mode, no signal		99		
		CW-mode, no signal		147	170	
	AVDD (3.3V) Current	TGC low noise mode, 500 mV _{PP} Input,1% duty cycle		210		mA
		TGC medium power mode, 500 mV _{PP} Input, 1% duty cycle		133		
		TGC low power, 500 mV _{PP} Input, 1% duty cycle		105		
		CW-mode, 500mVpp Input		375		
		TGC mode no signal		25.5	35	
		CW Mode no signal, 16X clock = 32 MHz		32		
	AVDD_5V Current	TGC mode, 500 mV _{PP} Input,1% duty cycle		26		mA
		CW-mode, 500 mV _{PP} Input		42.5		
		TGC low noise mode, no signal		99	121	
		TGC medium power mode, no signal		68		
		TGC low power mode, no signal		55.5		
	VCA Power dissipation	TGC low noise mode, 500 mV _{PP} input,1% duty cycle		102.5		mW/CH
		TGC medium power mode, 500 mV _{PP} Input, 1% duty cycle		71		
		TGC low power mode, 500 mV _{PP} input, 1% duty cycle		59.5		
	CW Power dissipation	No signal, ADC shutdown CW Mode no signal, 16X clock = 32 MHz		80		
	OW I Ower dissipation	500 mVpp input, ADC shutdown , 16X clock = 32 MHz		173		mW/CF
	AVDD_ADC(1.8V) Current	65 MSPS		187	205	mA
	DVDD(1.8V) Current	65 MSPS		77	110	mA



AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V, AC-coupled with 0.1 μ F at INP and bypassed to ground with 15 nF at INM, No active termination, $V_{CNTL} = 0$ V, $f_{IN} = 5$ MHz, LNA = 18 dB, PGA = 24 dB, 14 Bit, sample rate = 65 MSPS, LPF Filter = 15 MHz, low noise mode, $V_{OUT} = -1$ dBFS, internal 500 Ω CW feedback resistor, CMOS CW clocks, ADC configured in internal reference mode, single-ended VCNTL mode, VCNTLM = GND, at ambient temperature $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V

PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
ADC Power dissipation/CH	65 MSPS	59	69	mW/CH
	50 MSPS	51		
	40 MSPS	46		
	20 MSPS	35		
Power dissipation in power down mode	PDN_VCA = High, PDN_ADC = High	25		mW/CH
	Complete power-down PDN_Global=High	0.6		
Power-down response time	Time taken to enter power down	1		μs
Power-up response time	VCA power down	2μs+1% of PDN time		μs
	ADC power down	1		
	Complete power down	2.5		ms
Power supply modulation ratio, AVDD and	fin = 5 MHz, at 50 mVpp noise at 1 kHz on supply ⁽⁴⁾	-65		dBc
AVDD_5V	fin = 5 MHz, at 50 mVpp noise at 50 kHz on supply (4)	-65		dBc
Power supply rejection ratio	f = 10 kHz,VCNTL = 0 V (high gain), AVDD	-40		dBc
	f = 10 kHz,VCNTL = 0 V (high gain), AVDD_5V	-55		dBc
	f = 10 kHz,VCNTL = 1 V (low gain), AVDD	-50		dBc

⁽⁴⁾ PSMR specification is with respect to input signal amplitude.

Sub

10

Submit Documentation Feedback



DIGITAL CHARACTERISTICS

Typical values are at +25°C, AVDD = 3.3 V, AVDD_5 = 5 V and AVDD_ADC = 1.8 V, DVDD = 1.8 V, 14 bit sample rate = 65 MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = 0$ °C to $T_{MAX} = +85$ °C.

	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT ⁽¹⁾
DIGIT	AL INPUTS AND OUTPUTS					
V _{IH}	Logic high input voltage		2		3.3	V
V _{IL}	Logic low input voltage		0		0.3	V
	Logic high input current			200		μΑ
	Logic low input current			200		μΑ
	Input capacitance			5		pF
V _{OH}	Logic high output voltage	SDOUT pin		DVDD		V
V _{OL}	Logic low output voltage	SDOUT pin		0		V
LVDS	OUTPUTS		<u> </u>		*	
	Output differential voltage	With 100-Ω external differential termination		400		mV
	Output offset voltage	Common-mode voltage		1100		mV
	FCLKP and FCLKM	1X clock rate	10		65	MHz
	DCLKP and DCLKM	7X clock rate	70		455	MHz
		6X clock rate	60		390	MHz
t _{su}	Data setup time ⁽²⁾			350		ps
t _h	Data hold time ⁽²⁾			350		ps
ADC I	NPUT CLOCK		<u>'</u>		,	
	CLOCK frequency		10		65	MSPS
	Clock duty cycle		45%	50%	55%	
		Sine-wave, AC-coupled	0.5			Vpp
	Clock input amplitude, differential(V _{CLKP_ADC} -V _{CLKM_ADC})	LVPECL, AC-coupled		1.6		Vpp
	GINGTOTHIGH V CLKP_ADC V CLKM_ADC/	LVDS, AC-coupled		0.7		Vpp
	Common-mode voltage	biased internally		1		V
	Clock input amplitude V _{CLKP_ADC} (single-ended)	CMOS CLOCK		1.8		Vpp

⁽¹⁾ The DC specifications refer to the condition where the LVDS outputs are not switching, but are permanently at a valid logic level 0 or 1 with 100-Ω external termination.

⁽²⁾ Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that the data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margins



TYPICAL CHARACTERISTICS

AVDD_5 V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V, AC-coupled with 0.1- μ F caps at INP and 15-nF caps at INM, No active termination, VCNTL = 0 V, FIN = 5 MHz, LNA = 18 dB, PGA = 24 dB, 14 Bit, sample rate = 65 MSPS, LPF Filter = 15 MHz, low noise mode, V_{OU}T = -1 dBFS, 500- Ω CW feedback resistor, CMOS 16X clock, ADC is configured in internal reference mode, single-ended VCNTL mode, VCNTLM = GND, at ambient temperature T_A = +25°C, unless otherwise noted.




Figure 2. Gain vs VCNTL, LNA = 18 dB and PGA = 24 dB




Figure 3. Gain Variation vs Temperature, LNA = 18 dB and PGA = 24 dB




Figure 4. Gain Matching Histogram, VCNTL = 0.3 V (34951 channels)




Figure 5. Gain Matching Histogram, VCNTL = 0.6 V (34951 channels)




Figure 6. Gain Matching Histogram, VCNTL = 0.9 V (34951 channels)




Figure 7. Output Offset Histogram, VCNTL = 0 V (1247 channels)



Phase (Degrees)




Figure 8. Input Impedance Without Active Termination (Magnitude)




Figure 9. Input Impedance Without Active Termination (Phase)




Figure 10. Input Impedance With Active Termination (Magnitude)




Figure 11. Input Impedance With Active Termination (Phase)




Figure 12. Low-Pass Filter Response





Figure 13. LNA High-Pass Filter Response vs Reg59[3:2]



-144




-14616X Clock Mode -148 8X Clock Mode 4X Clock Mode -150 Phase Noise (dBc/Hz) -152 -154-156 -158 -160 -162 -164 -166 -168 -170 L 100 1000 10000 50000 Offset frequency (Hz)

Single Channel CW PN

Figure 14. Full Channel High-Pass Filter Response at Default Register Setting

Figure 15. CW Phase Noise, $F_{IN} = 2 \text{ MHz}$







Figure 16. CW Phase Noise, F_{IN} = 2 MHz, 1 Channel vs 8 Channel

Figure 17. CW Phase Noise vs Clock Modes, F_{IN} = 2 MHz








Figure 18. IRN, PGA = 24 dB and Low Noise Mode

Figure 19. IRN, PGA = 24 dB and Low Noise Mode







Vcntl (V) Figure 22. IRN, PGA = 24 dB and Low Power Mode

0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2




Figure 24. ORN, PGA = 24 dB and Low Noise Mode




Figure 21. IRN, PGA = 24 dB and Medium Power Mode




Figure 23. IRN, PGA = 24 dB and Low Power Mode





Figure 25. ORN, PGA = 24 dB and Medium Power Mode

Output reffered noise (nV/4Hz)









Figure 26. ORN, PGA = 24 dB and Low Power Mode

Figure 27. IRN, PGA = 24 dB and Low Noise Mode







Figure 28. ORN, PGA = 24 dB and Low Noise Mode

Figure 29. SNR, LNA = 18 dB and Low Noise Mode







Figure 30. SNR, LNA = 18 dB and Low Power Mode

Figure 31. SNR vs Different Power Modes









Figure 32. Noise Figure, LNA = 12 dB and Low Noise Mode

Figure 33. Noise Figure, LNA = 18 dB and Low Noise Mode







Figure 34. Noise Figure, LNA = 24 dB and Low Noise Mode

Figure 35. Noise Figure vs Power Modes With 400-Ω Termination







Figure 36. Noise Figure vs Power Modes Without Termination

Figure 37. HD2 vs Frequency, Vin = 500 mV $_{PP}$ and V $_{OUT}$ = -1 dBFS











Figure 38. HD3 vs Frequency, Vin = 500 mVpp and V_{OUT} = -1~dBFS

Figure 39. HD2 vs Gain, LNA = 12 dB and PGA = 24 dB and $V_{OUT} = -1$ dBFS







Figure 40. HD3 vs Gain, LNA = 12 dB and PGA = 24 dB and V_{OUT} = -1 dBFS

Figure 41. HD2 vs Gain, LNA = 18 dB and PGA = 24 dB and V_{OUT} = -1 dBFS







Figure 42. HD3 vs Gain, LNA = 18 dB and PGA = 24 dB and V_{OUT} = -1 dBFS

Figure 43. HD2 vs Gain, LNA = 24 dB and PGA = 24 dB and V_{OUT} = -1 dBFS






Fin1=2MHz, Fin2=2.01MHz Fin1=5MHz, Fin2=5.01MHz -54 IMD3 (dBFS) -58 -62 -66 14 18 22 26 30 34 38 42 Gain (dB) G001

Figure 44. HD3 vs Gain, LNA = 24 dB and PGA = 24 dB and V_{OUT} = -1 dBFS

Figure 45. IMD3, Fout1 = -1 dBFS and Fout2 = -21 dBFS







Figure 46. IMD3, Fout1 = -7dBFS and Fout2 = -7dBFS

Figure 47. AVDD Power Supply Modulation Ratio, 100 mV_{PP} Supply Noise With Different Frequencies







Figure 48. AVDD_5V Power Supply Modulation Ratio, 100 mV_{PP} Supply Noise With Different Frequencies

Figure 49. AVDD Power Supply Rejection Ratio, 100 mV_{PP} Supply Noise With Different Frequencies

Copyright © 2011–2014, Texas Instruments Incorporated









Figure 50. AVDD_5 V Power Supply Rejection Ratio, 100 mV_{PP} Supply Noise With Different Frequencies

Figure 51. VCNTL Response Time, LNA = 18 dB and PGA = 24 dB







Figure 52. VCNTL Response Time, LNA = 18 dB and PGA = 24 dB

Figure 53. Pulse Inversion Asymmetrical Positive Input







Figure 54. Pulse Inversion Asymmetrical Negative Input

Figure 55. Pulse Inversion, $V_{IN} = 2 V_{PP}$, PRF = 1 kHz, Gain = 21 dB








Figure 56. Overload Recovery Response vs INM Capacitor, V_{IN} = 50 mV $_{PP}/100~\mu V_{PP},~Max~Gain$

Figure 57. Overload Recovery Response vs INM Capacitor (Zoomed), V_{IN} = 50 mV_{PP}/100 μ V_{PP}, Max Gain




Figure 58. Digital High-Pass Filter Response



TIMING CHARACTERISTICS(1)

Typical values are at 25°C, AVDD_5V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V, Differential clock, C_{LOAD} = 5 pF, R_{LOAD} = 100 Ω , 14 Bit, sample rate = 65MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range T_{MIN} = 0°C to T_{MAX} = 85°C with AVDD_5V = 5 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ta Aperture delay		The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs		3		ns
	Aperture delay matching	Across channels within the same device		±150		ps
t _j	Aperture jitter			450		Fs rms
	ADC latency	Default, after reset, or / 0 x 2 [12] = 1, LOW_LATENCY = 1		11/8		Input clock cycles
t _{delay}	Data and frame clock delay	Input clock rising edge (zero cross) to frame clock rising edge (zero cross) minus 3/7 of the input clock period (T).	3	5.4	7	ns
Δt_{delay}	Delay variation	At fixed supply and 20°C T difference. Device to device	-1		1	ns
t _{RISE}	Data rise time Data fall	Rise time measured from –100 to 100 mV Fall time measured from 100 to –100 mV 10 MHz < f _{CLKIN} < 65 MHz		0.14		
t _{FALL}	time			0.15		ns
t _{FCLKRISE}	Frame clock rise time	Rise time measured from -100 to 100 mV Fall time measured from		0.14		
t _{FCLKFALL}	Frame clock fall time	100 to -100 mV 10 MHz < f _{CLKIN} < 65 MHz		0.15		ns
	Frame clock duty cycle	Zero crossing of the rising edge to zero crossing of the falling edge	48	50	52	%
t _{DCLKRISE}	Bit clock rise time Bit	Rise time measured from –100 to 100 mV Fall time measured from 100 to –100 mV 10 MHz < f _{CLKIN} < 65 MHz		0.13		
t _{DCLKFALL}	clock fall time			0.12		ns
	Bit clock duty cycle	Zero crossing of the rising edge to zero crossing of the falling edge 10 MHz < f _{CLKIN} < 65 MHz	46		54	%

⁽¹⁾ Timing parameters are ensured by design and characterization; not production tested.

OUTPUT INTERFACE TIMING(1)(2)(3)

f _{CLKIN} ,	Setup Time (t _{su}), ns			Hold Time (t _h), ns Bit Clock Zero-Crossing to Data Invalid			$t_{PROG} = (3/7)x T + t_{delay}$, ns			
Input Clock Frequency	Data Valid to Bit Clock Zero- Crossing						Input Clock Zero-Cross (rising edge) to Frame Clock Zero-Cross (rising edge)			
MHz	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
65/14bit	0.24	0.37		0.24	0.38		11	12	12.5	
50/14bit	0.41	0.54		0.46	0.57		13	13.9	14.4	
40/14bit	0.55	0.70		0.61	0.73		15	16	16.7	
30/14bit	0.87	1.10		0.94	1.1		18.5	19.5	20.1	
20/14bit	1.30	1.56		1.46	1.6		25.7	26.7	27.3	

⁽¹⁾ FCLK timing is the same as for the output data lines. It has the same relation to DCLK as the data pins. Setup and hold are the same for the data and the frame clock.

NOTE

The above timing data can be applied to 12-bit or 16-bit LVDS rates as well. For example, the maximum LVDS output rate at 65 MHz and 14-bit is equal to 910 MSPS, which is approximately equivalent to the rate at 56 MHz and 16-bit.

⁽²⁾ Data valid is logic HIGH = +100 mV and logic LOW = -100 mV

⁽³⁾ Timing parameters are ensured by design and characterization; not production tested.






Figure 59. LVDS Timing Diagrams



LVDS Output Interface Description

AFE5808A has LVDS output interface which supports multiple output formats. The ADC resolutions can be configured as 12 bit or 14 bit as shown in the LVDS timing diagrams Figure 59. The ADCs in the AFE5808A are running at 14 bit; 2 LSBs are removed when 12-bit output is selected; and two 0s are added at LSBs when 16-bit output is selected. Appropriate ADC resolutions can be selected for optimizing system performance-cost effectiveness. When the devices run at 16-bit mode, higher end FPGAs are required to process higher rate of LVDS data. Corresponding register settings are listed in Table 4.

Table 4. Corresponding Register Settings

LVDS Rate	12 bit (6X DCLK)	14 bit (7X DCLK)	16 bit (8X DCLK)
Reg 3 [14:13]	11	00	01
Reg 4 [2:0]	010	000	000
Description	2 LSBs removed	N/A	2 0s added at LSBs

SERIAL REGISTER TIMING

Serial Register Write Description

Programming of different modes can be done through the serial interface formed by pins SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data) and RESET. All these pins have a pull-down resistor to GND of 20 k Ω . Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every rising edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 24th SCLK rising edge when SEN is low. If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiple of 24-bit words within a single active SEN pulse (there is an internal counter that counts groups of 24 clocks after the falling edge of SEN). The interface can work with the SCLK frequency from 20 MHz down to low speeds (few Hertz) and even with non-50% duty cycle SCLK. The data is divided into two main portions: a register address (8 bits) and the data itself (16 bits), to load on the addressed register. When writing to a register with unused bits, these should be set to 0. Figure 60 shows this process.




Figure 60. SPI Timing

Copyright © 2011–2014, Texas Instruments Incorporated



SPI Timing Characteristics

Minimum values across full temperature range T_{MIN} = 0°C to T_{MAX} = 85°C, AVDD_5V =5.0 V, AVDD = 3.3 V, AVDD_ADC = 1.8 V, DVDD = 1.8 V

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t ₁	SCLK period	50			ns
t ₂	SCLK high time	20			ns
t ₃	SCLK low time	20			ns
t ₄	Data setup time	5			ns
t ₅	Data hold time	5			ns
t ₆	SEN fall to SCLK rise	8			ns
t ₇	Time between last SCLK rising edge to SEN rising edge	8			ns
t ₈	SDOUT delay	12	20	28	ns

Register Readout

The device includes an option where the contents of the internal registers can be read back. This may be useful as a diagnostic test to verify the serial interface communication between the external controller and the AFE. First, the <REGISTER READOUT ENABLE> bit (Reg0[1]) needs to be set to '1', then the user should initiate a serial interface cycle specifying the address of the register (A7 to A0) whose content has to be read. The data bits are "don't care". The device will output the contents (D15-D0) of the selected register on the SDOUT pin. SDOUT has a typical delay t8 of 20 ns from the falling edge of the SCLK. For lower speed SCLK, SDOUT can be latched on the rising edge of SCLK. For higher speed SCLK, for example, the SCLK period lesser than 60 ns, it would be better to latch the SDOUT at the next falling edge of SCLK. The following timing diagram shows this operation (the time specifications follow the same information provided. In the readout mode, users still can access the <REGISTER READOUT ENABLE> through SDATA/SCLK/SEN. To enable serial register writes, set the <REGISTER READOUT ENABLE> bit back to '0'.





Figure 61. Serial Interface Register Read

The AFE5808A SDOUT buffer is tri-stated and will get enabled only when 0[1] (REGISTER READOUT ENABLE) is enabled. SDOUT pins from multiple AFE5808As can be tied together without any pull-up resistors. Level shifter SN74AUP1T04 can be used to convert 1.8-V logic to 2.5-V/3.3-V logics if needed.





 $10~\mu s < t1 < 50~ms$, $10~\mu s < t2 < 50~ms$, -10~ms < t3 < 10~ms, t4 > 10~ms, t5 > 100~ns, t6 > 100~ns, t7 > 10~ms, and $t8 > 100~\mu s$.

The AVDDx and DVDD power-on sequence does not matter as long as -10 ms < t3 < 10 ms. Similar considerations apply while shutting down the device.

Figure 62. Recommended Power-up Sequencing and Reset Timing



REGISTER MAP

A reset process is required at the AFE5808A initialization stage. Initialization can be done in one of two ways:

- 1. Through a hardware reset, by applying a positive pulse in the RESET pin
- 2. Through a software reset, using the serial interface, by setting the SOFTWARE RESET bit to high. Setting this bit initializes the internal registers to the respective default values (all zeros) and then self-resets the SOFTWARE RESET bit to low. In this case, the RESET pin can stay low (inactive).

After reset, all ADC and VCA registers are set to '0', that is default settings. During register programming, all reserved/unlisted register bits need to be set as '0'. Register settings are maintained when the AFE5808A is in either partial power down mode or complete power down mode.

ADC Register Map

Table 5. ADC Register Map

ADDRESS (DEC)	ADDRESS (HEX)	DEFAUL T	FUNCTION	DESCRIPTION
0[0]	0x0[0]	0	SOFTWARE_RESET	O: Normal operation; 1: Resets the device and self-clears the bit to '0'
0[1]	0x0[1]	0	REGISTER_READOUT_ENABLE	0:Disables readout; 1: enables readout of register at SDOUT Pin
1[0]	0x1[0]	0	ADC_COMPLETE_PDN	0: Normal 1: Complete Power down
1[1]	0x1[1]	0	LVDS_OUTPUT_DISABLE	0: Output Enabled; 1: Output disabled
1[9:2]	0x1[9:2]	0	ADC_PDN_CH<7:0>	0: Normal operation; 1: Power down. Power down Individual ADC channels. 1[9]—CH81[2]—CH1
1[10]	0x1[10]	0	PARTIAL_PDN	0: Normal Operation; 1: Partial Power Down ADC
1[11]	0x1[11]	0	LOW_FREQUENCY_ NOISE_SUPPRESSION	0: No suppression; 1: Suppression Enabled
1[13]	0x1[13]	0	EXT_REF	O: Internal Reference; 1: External Reference. VREF_IN is used. Both 3[15] and 1[13] should be set as 1 in the external reference mode
1[14]	0x1[14]	0	LVDS_OUTPUT_RATE_2X	0: 1x rate; 1: 2x rate. Combines data from 2 channels on 1 LVDS pair. When ADC clock rate is low, this feature can be used
1[15]	0x1[15]	0	SINGLE-ENDED_CLK_MODE	Differential clock input; Single-ended clock input
2[2:0]	0x2[2:0]	0	RESERVED	Set to 0
2[10:3]	0x2[10:3]	0	POWER-DOWN_LVDS	0: Normal operation; 1: PDN Individual LVDS outputs. 2[10]→CH82[3]→CH1
2[11]	0x2[11]	0	AVERAGING_ENABLE	0: No averaging; 1: Average 2 channels to increase SNR
2[12]	0x2[12]	0	LOW_LATENCY	Default Latency with digital features supported, 11 cycle latency Low Latency with digital features bypassed, 8 cycle latency
2[15:13]	0x2[15:13]	0	TEST_PATTERN_MODES	000: Normal operation; 001: Sync; 010: De-skew; 011: Custom; 100:All 1's; 101: Toggle; 110: All 0's; 111: Ramp
3[7:0]	0x3[7:0]	0	INVERT_CHANNELS	0: No inverting; 1:Invert channel digital output. 3[7]→CH8;3[0]→CH1
3[8]	0x3[8]	0	CHANNEL_OFFSET_ SUBSTRACTION_ENABLE	No offset subtraction; Offset value Subtract Enabled
3[9:11]	0x3[9:11]	0	RESERVED	Set to 0



Table 5. ADC Register Map (continued)

ADDRESS (DEC)	ADDRESS (HEX)	DEFAUL T VALUE	FUNCTION	DESCRIPTION
3[12]	0x3[12]	0	DIGITAL_GAIN_ENABLE	0: No digital gain; 1: Digital gain Enabled
3[14:13]	0x3[14:13]	0	SERIALIZED_DATA_RATE	Serialization factor 00: 14x 01: 16x 10: reserved 11: 12x when 4[1] = 1. In the 16x serialization rate, two 0s are filled at two LSBs (see Table 4)
3[15]	0x3[15]	0	ENABLE_EXTERNAL_ REFERENCE_MODE	O: Internal reference mode; 1: Set to external reference mode Note: both 3[15] and 1[13] should be set as 1 when configuring the device in the external reference mode
4[1]	0x4[1]	0	ADC_RESOLUTION_SELECT	0: 14bit; 1: 12bit
4[3]	0x4[3]	0	ADC_OUTPUT_FORMAT	0: 2's complement; 1: Offset binary
4[4]	0x4[4]	0	LSB_MSB_FIRST	0: LSB first; 1: MSB first
5[13:0]	0x5[13:0]	0	CUSTOM_PATTERN	Custom pattern data for LVDS output (2[15:13] = 011)
10[8]	0xA[8]	0	SYNC_PATTERN	O: Test pattern outputs of 8 channels are NOT synchronized. 1: Test pattern outputs of 8 channels are synchronized.
13[9:0]	0xD[9:0]	0	OFFSET_CH1	Value to be subtracted from channel 1 code
13[15:11]	0xD[15:11]	0	DIGITAL_GAIN_CH1	0 to 6 dB in 0.2-dB steps
15[9:0]	0xF[9:0]	0	OFFSET_CH2	value to be subtracted from channel 2 code
15[15:11]	0xF[15:11]	0	DIGITAL_GAIN_CH2	0 to 6dB in 0.2-dB steps
17[9:0]	0x11[9:0]	0	OFFSET_CH3	value to be subtracted from channel 3 code
17[15:11]	0x11[15:11]	0	DIGITAL_GAIN_CH3	0 to 6 dB in 0.2-dB steps
19[9:0]	0x13[9:0]	0	OFFSET_CH4	value to be subtracted from channel 4 code
19[15:11]	0x13[15:11]	0	DIGITAL_GAIN_CH4	0 to 6 dB in 0.2-dB steps
21[0]	0x15[0]	0	DIGITAL_HPF_FILTER_ENABLE _ CH1-4	0: Disable the digital HPF filter; 1: Enable for 1-4 channels
21[4:1]	0x15[4:1]	0	DIGITAL_HPF_FILTER_K_CH1-4	Set K for the high-pass filter (k from 2 to 10, that is 0010B to 1010B). This group of four registers controls the characteristics of a digital high-pass transfer function applied to the output data, following the formula: $y(n) = 2^k / (2^k + 1) [x(n) - x(n-1) + y(n-1)]$ (see Table 6 and Figure 58)
25[9:0]	0x19[9:0]	0	OFFSET_CH8	value to be subtracted from channel 8 code
25[15:11]	0x19[15:11]	0	DIGITAL_GAIN_CH8	0 to 6 dB in 0.2-dB steps
27[9:0]	0x1B[9:0]	0	OFFSET_CH7	value to be subtracted from channel 7 code
27[15:11]	0x1B[15:11]	0	DIGITAL_GAIN_CH7	0 to 6dB in 0.2-dB steps
29[9:0]	0x1D[9:0]	0	OFFSET_CH6	value to be subtracted from channel 6 code
29[15:11]	0x1D[15:11]	0	DIGITAL_GAIN_CH6	0 to 6 dB in 0.2-dB steps
31[9:0]	0x1F[9:0]	0	OFFSET_CH5	value to be subtracted from channel 5 code
31[15:11]	0x1F[15:11]	0	DIGITAL_GAIN_CH5	0 to 6 dB in 0.2-dB steps
33[0]	0x21[0]	0	DIGITAL_HPF_FILTER_ENABLE _ CH5-8	0: Disable the digital HPF filter; 1: Enable for 5-8 channels
33[4:1]	0x21[4:1]	0	DIGITAL_HPF_FILTER_K_CH5-8	Set K for the high-pass filter (k from 2 to 10, 010B to 1010B) This group of four registers controls the characteristics of a digital high-pass transfer function applied to the output data, following the formula: $y(n) = 2^k / (2^k + 1) [x(n) - x(n-1) + y(n-1)] \text{ (see Table 6 and Figure 58)}$
66[15]	0x42[15]	0	DITHER	D: Disable dither function. High the state of th



ADC Register/Digital Processing Description

The ADC in the AFE5808A has extensive digital processing functionalities which can be used to enhance ultrasound system performance. The digital processing blocks are arranged as in Figure 63.




Figure 63. ADC Digital Block Diagram

AVERAGING_ENABLE: Address: 2[11]

When set to 1, two samples, corresponding to two consecutive channels, are averaged (channel 1 with 2, 3 with 4, 5 with 6, and 7 with 8). If both channels receive the same input, the net effect is an improvement in SNR. The averaging is performed as:

- Channel 1 + channel 2 comes out on channel 3
- Channel 3 + channel 4 comes out on channel 4
- Channel 5 + channel 6 comes out on channel 5
- Channel 7 + channel 8 comes out on channel 6

ADC_OUTPUT_FORMAT: Address: 4[3]

The ADC output, by default, is in 2's-complement mode. Programming the ADC_OUTPUT_FORMAT bit to 1 inverts the MSB, and the output becomes straight-offset binary mode.

DIGITAL_GAIN_ENABLE: Address: 3[12]

Setting this bit to 1 applies to each channel i the corresponding gain given by DIGTAL_GAIN_CHi <15:11>. The gain is given as 0dB + 0.2dB x DIGTAL_GAIN_CHi<15:11>. For instance, if DIGTAL_GAIN_CH5<15:11> = 3, channel 5 is increased by 0.6dB gain. DIGTAL_GAIN_CHi <15:11> = 31 produces the same effect as DIGTAL_GAIN_CHi <15:11> = 30, setting the gain of channel i to 6dB.

DIGITAL HPF ENABLE

- CH1-4: Address 21[0]
- CH5-8: Address 33[0]

DIGITAL_HPF_FILTER_K_CHX

- CH1-4: Address 21[4:1]
- CH5-8: Address 3[4:1]

This group of registers controls the characteristics of a digital high-pass transfer function applied to the output data, following Equation 1.

$$y(n) = \frac{2^{k}}{2^{k} + 1} [x(n) - x(n-1) + y(n-1)]$$
(1)

These digital HPF registers (one for the first four channels and one for the second group of four channels) describe the setting of K. The digital high pass filter can be used to suppress low frequency noise which commonly exists in ultrasound echo signals. The digital filter can significantly benefit near field recovery time due to T/R switch low frequency response. Table 6 shows the cut-off frequency vs K, also see Figure 58.

Copyright © 2011–2014, Texas Instruments Incorporated



Table 6. Digital HPF -1dB Corner Frequency vs K and Fs

k	40 MSPS	50 MSPS	65 MSPS
2	2780 kHz	3480 kHz	4520 kHz
3	1490 kHz	1860 kHz	2420 kHz
4	770 kHz	960 kHz	1250 kHz

LOW FREQUENCY NOISE SUPPRESSION: Address: 1[11]

The low-frequency noise suppression mode is especially useful in applications where good noise performance is desired in the frequency band of 0MHz to 1MHz (around dc). Setting this mode shifts the low-frequency noise of the AFE5808A to approximately Fs / 2, thereby moving the noise floor around dc to a much lower value. Register bit 1[11] is used for enabling or disabling this feature. When this feature is enabled, power consumption of the device will be increased by approximate 1 mW/CH.

LVDS_OUTPUT_RATE_2X: Address: 1[14]

The output data always uses a DDR format, with valid/different bits on the positive as well as the negative edges of the LVDS bit clock, DCLK. The output rate is set by default to 1X (LVDS OUTPUT RATE 2X = 0), where each ADC has one LVDS stream associated with it. If the sampling rate is low enough, two ADCs can share one LVDS stream, in this way lowering the power consumption devoted to the interface. The unused outputs will output zero. To avoid consumption from those outputs, no termination should be connected to them. The distribution on the used output pairs is done in the following way:

- Channel 1 and channel 2 come out on channel 3. Channel 1 comes out first
- Channel 3 and channel 4 come out on channel 4. Channel 3 comes out first
- Channel 5 and channel 6 come out on channel 5. Channel 5 comes out first
- Channel 7 and channel 8 come out on channel 6. Channel 7 comes out first

CHANNEL OFFSET SUBSTRACTION ENABLE: Address: 3[8]

Setting this bit to 1 enables the subtraction of the value on the corresponding OFFSET CHx<9:0> (offset for channel i) from the ADC output. The number is specified in 2s-complement format. For example, OFFSET_CHx<9:0> = 11 1000 0000 means subtract -128. For OFFSET_CHx<9:0> = 00 0111 1111 the effect is to subtract 127. In effect, both addition and subtraction can be performed. Note that the offset is applied before the digital gain (see DIGITAL GAIN ENABLE). The whole data path is 2s-complement throughout internally, with digital gain being the last step. Only when ADC OUTPUT FORMAT = 1 (straight binary output format) is the 2scomplement word translated into offset binary at the end.

SERIALIZED_DATA_RATE: Address: 3[14:13]

See Table 4 for detailed description.

Submit Documentation Feedback

TEST PATTERN MODES: Address: 2[15:13]

The AFE5808A can output a variety of test patterns on the LVDS outputs. These test patterns replace the normal ADC data output. The device may also be made to output 6 preset patterns:

- 1. **Ramp:** Setting Register 2[15:13] = 111 causes all the channels to output a repeating full-scale ramp pattern. The ramp increments from zero code to full-scale code in steps of 1LSB every clock cycle. After hitting the full-scale code, it returns back to zero code and ramps again.
- 2. **Zeros:** The device can be programmed to output all zeros by setting Register 2[15:13] = 110;
- 3. Ones: The device can be programmed to output all 1s by setting Register 2[15:13] = 100;
- 4. Deskew Patten: When 2[15:13] = 010; this mode replaces the 14-bit ADC output with the 0101010101010
- 5. Sync Pattern: When 2[15:13] = 001, the normal ADC output is replaced by a fixed 111111110000000 word.
- 6. Toggle: When 2[15:13] = 101, the normal ADC output is alternating between 1's and 0's. The start state of ADC word can be either 1's or 0's.
- 7. Custom Pattern: It can be enabled when 2[15:13] = 011;. Users can write the required VALUE into register bits <CUSTOM PATTERN> which is Register 5[13:0]. Then the device will output VALUE at its outputs, about 3 to 4 ADC clock cycles after the 24th rising edge of SCLK. So, the time taken to write one value is 24

www.ti.com

SCLK clock cycles + 4 ADC clock cycles. To change the customer pattern value, users can repeat writing Register 5[13:0] with a new value. Due to the speed limit of SPI, the refresh rate of the custom pattern may not be high. For example, 128 points custom pattern will take approximately 128 x (24 SCLK clock cycles + 4 ADC clock cycles).

NOTE

Only one of the above patterns can be active at any given instant.

SYNC_PATTERN: Address: 10[8]

By enabling this bit, all channels' test pattern outputs are synchronized. When 10[8] is set as 1, the ramp patterns of all 8 channels start simultaneously.



VCA Register Map

Table 7. VCA Register Map

ADDRESS	ADDRESS	DEFAUL		
(DEC)	(HEX)	T VALUE	FUNCTION	DESCRIPTION
50[10]	0x32[10]	0	PGA_CLAMP6dB	0: No clamp enabled. 1: The PGA output linearity will be degraded when PGA output signal is higher than –6 dBFS, 1 Vpp. The PGA output is limited to about 1.6 Vpp. ADC is not overloaded while its dynamic range is reduced by 2 dB. This setting will reduce the channel gain by about 1.5 dB. Note: 0x33[7:5] needs to be set as 000 in the low noise mode or 100 in the low/medium power mode.
51[0]	0x33[0]	0	RESERVED	0
51[3:1]	0x33[3:1]	0	LPF_PROGRAMMABILITY	000: 15 MHz, 010: 20 MHz, 011: 30 MHz, 100: 10 MHz
51[4]	0x33[4]	0	PGA_INTEGRATOR_DISABLE (PGA_HPF_DISABLE)	D: Enable Disables offset integrator for PGA. See explanation for the PGA integrator function in APPLICATION INFORMATION section
51[7:5]	0x33[7:5]	0	PGA_CLAMP_LEVEL	Low Noise mode: 53[11:10] = 00 000: -2 dBFS 010: 0 dBFS 1XX: Clamp is disabled Low power/Medium Power mode; 53[11:10] = 01/10 100: -2 dBFS 110: 0 dBFS 0XX: clamp is disabled Note: 0x32[10] needs to be set as 0. Note: the clamp circuit makes sure that PGA output is in linear range. For example, at 000 setting, PGA output HD3 will be worsen by 3 dB at -2 dBFS ADC input. In normal operation, clamp function can be set as 000 in the low noise mode. The maximum PGA output level can exceed 2Vpp with the clamp circuit enabled. In the low power and medium power modes, PGA_CLAMP is disabled for saving power if 51[7] = 0.
51[13]	0x33[13]	0	PGA_GAIN_CONTROL	0:24 dB; 1:30 dB.
52[4:0]	0x34[4:0]	0	ACTIVE_TERMINATION_ INDIVIDUAL_RESISTOR_CNTL	See Table 9 Reg 52[5] should be set as '1' to access these bits
52[5]	0x34[5]	0	ACTIVE_TERMINATION_ INDIVIDUAL_RESISTOR_ENABLE	Disables; Enables internal active termination individual resistor control
52[7:6]	0x34[7:6]	0	PRESET_ACTIVE_ TERMINATIONS	00: 50 Ω , 01: 100 Ω , 10: 200 Ω , 11: 400 Ω . (Note: the device will adjust resistor mapping (52[4:0]) automatically. 50- Ω active termination is NOT supported in 12 dB LNA setting. Instead, '00' represents high impedance mode when LNA gain is 12 dB)
52[8]	0x34[8]	0	ACTIVE TERMINATION ENABLE	Disables; Enables active termination
52[10:9]	0x34[10:9]	0	LNA_INPUT_CLAMP_SETTING	00: Auto setting, 01: 1.5 Vpp, 10: 1.15 Vpp and 11: 0.6 Vpp
52[11]	0x34[11]	0	RESERVED	Set to 0
52[12]	0x34[12]	0	LNA_INTEGRATOR_DISABLE (LNA_HPF_DISABLE)	Disables; Disables offset integrator for LNA. See the explanation for this function in the following section
52[14:13]	0x34[14:13]	0	LNA_GAIN	00: 18 dB; 01: 24 dB; 10: 12 dB; 11: Reserved
52[15]	0x34[15]	0	LNA_INDIVIDUAL_CH_CNTL	Disable; Enable LNA individual channel control. See Register 57 for details



Table 7. VCA Register Map (continued)

ADDRESS	ADDRESS	DEFAUL		
(DEC)	(HEX)	T VALUE	FUNCTION	DESCRIPTION
53[7:0]	0x35[7:0]	0	PDN_CH<7:0>	O: Normal operation; 1: Powers down corresponding channels. Bit7→CH8, Bit6→CH7Bit0→CH1. PDN_CH will shut down whichever blocks are active depending on TGC mode or CW mode
53[8]	0x35[8]	0	RESERVED	Set to 0
53[9]	0x35[9]	0	RESERVED	Set to 0
53[10]	0x35[10]	0	LOW_POWER	O: Low noise mode; 1: Sets to low power mode (53[11] = 0). At 30 dB PGA, total chain gain may slightly change. See typical characteristics
53[11]	0x35[11]	0	MED_POWER	0: Low noise mode; 1: Sets to medium power mode(53[10] = 0). At 30 dB PGA, total chain gain may slightly change. See typical characteristics
53[12]	0x35[12]	0	PDN_VCAT_PGA	Normal operation; Powers down VCAT (voltage-controlled-attenuator) and PGA
53[13]	0x35[13]	0	PDN_LNA	Normal operation; Powers down LNA only
53[14]	0x35[14]	0	VCA_PARTIAL_PDN	O: Normal operation; 1: Powers down LNA, VCAT, and PGA partially(fast wake response)
53[15]	0x35[15]	0	VCA_COMPLETE_PDN	O: Normal operation; 1: Powers down LNA, VCAT, and PGA completely (slow wake response). This bit can overwrite 53[14].
54[4:0]	0x36[4:0]	0	CW_SUM_AMP_GAIN_CNTL	Selects Feedback resistor for the CW Amplifier as per Table 9 below
54[5]	0x36[5]	0	CW_16X_CLK_SEL	0: Accepts differential clock; 1: Accepts CMOS clock
54[6]	0x36[6]	0	CW_1X_CLK_SEL	O: Accepts CMOS clock; 1: Accepts differential clock
54[7]	0x36[7]	0	RESERVED	Set to 0
54[8]	0x36[8]	0	CW_TGC_SEL	0: TGC Mode; 1: CW Mode Note: VCAT and PGA are still working in CW mode. They should be powered down separately through 53[12]
54[9]	0x36[9]	0	CW_SUM_AMP_ENABLE	0: enables CW summing amplifier; 1: disables CW summing amplifier Note: 54[9] is only effective in CW mode.
54[11:10]	0x36[11:10]	0	CW_CLK_MODE_SEL	00: 16X mode; 01: 8X mode; 10: 4X mode; 11: 1X mode
55[3:0]	0x37[3:0]	0	CH1_CW_MIXER_PHASE	
55[7:4]	0x37[7:4]	0	CH2_CW_MIXER_PHASE	
55[11:8]	0x37[11:8]	0	CH3_CW_MIXER_PHASE	
55[15:12]	0x37[15:12]	0	CH4_CW_MIXER_PHASE	0000→1111, 16 different phase delays, see Table 13
56[3:0]	0x38[3:0]	0	CH5_CW_MIXER_PHASE	2000 71111, To diliefelik phase delays, see Table 13
56[7:4]	0x38[7:4]	0	CH6_CW_MIXER_PHASE	
56[11:8]	0x38[11:8]	0	CH7_CW_MIXER_PHASE	
56[15:12]	0x38[15:12]	0	CH8_CW_MIXER_PHASE	
57[1:0]	0x39[1:0]	0	CH1_LNA_GAIN_CNTL	00: 18 dB;
57[3:2]	0x39[3:2]	0	CH2_LNA_GAIN_CNTL	01: 24 dB; 10: 12 dB; 11: Reserved REG52[15] should be set as '1'



Table 7. VCA Register Map (continued)

ADDRESS (DEC)	ADDRESS (HEX)	DEFAUL T VALUE	FUNCTION	DESCRIPTION
57[5:4]	0x39[5:4]	0	CH3_LNA_GAIN_CNTL	00: 18 dB;
57[7:6]	0x39[7:6]	0	CH4_LNA_GAIN_CNTL	01: 24 dB; 10: 12 dB;
57[9:8]	0x39[9:8]	0	CH5_LNA_GAIN_CNTL	11: Reserved
57[11:10]	0x39[11:10]	0	CH6_LNA_GAIN_CNTL	REG52[15] should be set as '1'
57[13:12]	0x39[13:12]	0	CH7_LNA_GAIN_CNTL	
57[15:14]	0x39[15:14]	0	CH8_LNA_GAIN_CNTL	
59[3:2]	0x3B[3:2]	0	HPF_LNA	00: 100 kHz; 01: 50 kHz; 10: 200 kHz; 11: 150 kHz with 0.015 μF on INMx
59[6:4]	0x3B[6:4]	0	DIG_TGC_ATT_GAIN	000: 0-dB attenuation; 001: 6-dB attenuation; N: ~N×6-dB attenuation when 59[7] = 1
59[7]	0x3B[7]	0	DIG_TGC_ATT	0: disable digital TGC attenuator; 1: enable digital TGC attenuator
59[8]	0x3B[8]	0	CW_SUM_AMP_PDN	O: Power down; 1: Normal operation Note: 59[8] is only effective in TGC test mode.
59[9]	0x3B[9]	0	PGA_TEST_MODE	Normal CW operation; PGA outputs appear at CW outputs

AFE5808A VCA Register Description

LNA Input Impedances Configuration (Active Termination Programmability)

Different LNA input impedances can be configured through the register 52[4:0]. By enabling and disabling the feedback resistors between LNA outputs and ACTx pins, LNA input impedance is adjustable accordingly. Table 8 describes the relationship between LNA gain and 52[4:0] settings. The input impedance settings are the same for both TGC and CW paths.

The AFE5808A also has 4 preset active termination impedances as described in 52[7:6]. An internal decoder is used to select appropriate resistors corresponding to different LNA gain.

The input impedance of AFE can be programmed through Register 52[8:0]. Each bit of Register 52[4:0] controls one active termination resistor. The below tables indicate the nominal impedance values when individual active termination resistors are selected. More details can be found in Active Termination. Table 9 shows the corresponding impedances under different Register 52[4:0] values, while Table 10 shows the Register 52[4:0] settings under different impedances.

NOTE

Table 9 and Table 10 show norminal input impedance values. Due to silicon process varation, the actual values can vary some.

Table 8. Register 52[4:0] Description

52[4:0]/0x34[4:0]	FUNCTION
00000	No feedback resistor enabled
00001	Enables 450-Ω feedback resistor
00010	Enables 900-Ω feedback resistor
00100	Enables 1800-Ω feedback resistor
01000	Enables 3600-Ω feedback resistor
10000	Enables 4500-Ω feedback resistor



Table 9. Register 52[4:0] vs LNA Input Impedances

52[4:0]/0x34[4:0]	00000	00001	00010	00011	00100	00101	00110	00111
LNA:12dB	High Z	150 Ω	300 Ω	100 Ω	600 Ω	120 Ω	200 Ω	86 Ω
LNA:18dB	High Z	90 Ω	180 Ω	60 Ω	360 Ω	72 Ω	120 Ω	51 Ω
LNA:24dB	High Z	50 Ω	100 Ω	33 Ω	200 Ω	40 Ω	66.67 Ω	29 Ω
52[4:0]/0x34[4:0]	01000	01001	01010	01011	01100	01101	01110	01111
LNA:12dB	1200 Ω	133 Ω	240 Ω	92 Ω	400 Ω	109 Ω	171 Ω	80 Ω
LNA:18dB	720 Ω	80 Ω	144 Ω	55 Ω	240 Ω	65 Ω	103 Ω	48 Ω
LNA:24dB	400 Ω	44 Ω	80 Ω	31 Ω	133 Ω	36 Ω	57 Ω	27 Ω
52[4:0]/0x34[4:0]	10000	10001	10010	10011	10100	10101	10110	10111
LNA:12dB	1500 Ω	136 Ω	250 Ω	94 Ω	429 Ω	111 Ω	176 Ω	81 Ω
LNA:18dB	900 Ω	82 Ω	150 Ω	56 Ω	257 Ω	67 Ω	106 Ω	49 Ω
LNA:24dB	500 Ω	45 Ω	83 Ω	31 Ω	143 Ω	37 Ω	59 Ω	27 Ω
52[4:0]/0x34[4:0]	11000	11001	11010	11011	11100	11101	11110	11111
							_	
LNA:12dB	667 Ω	122 Ω	207 Ω	87 Ω	316 Ω	102 Ω	154 Ω	76 Ω
LNA:12dB LNA:18dB	667 Ω 400 Ω	122 Ω 73 Ω	207 Ω 124 Ω	87 Ω 52 Ω	316 Ω 189 Ω	102 Ω 61 Ω	154 Ω 92 Ω	76 Ω 46 Ω



Table 10. LNA Input Impedances vs. Register 52[4:0]

Z (Ω)	LNA:12dB	LNA:18dB	LNA:24dB	Z (Ω)	LNA:12dB	LNA:18dB	LNA:24dB	Z (Ω)	LNA:12dB	LNA:18dB	LNA:24dB
25			11111	67		10101		143			10100
27			10111/011 11	69			11010	144		01010	
29			00111/110 11	72		00101		150	00001	10010	
31			01011/100 11	73		11001		154	11110		
33			00011	76	11111			171	01110		
34			11101	80	01111	01001	01010	176	10110		
36			01101	81	10111			180		00010	
37			10101	82		10001		189		11100	
40			00101	83			10010	200	00110		00100
41			11001	86	00111			207	11010		
44			01001	87	11011			222			11000
45			10001	90		00001		240	01010	01100	
46		11111		92	01011	11110		250	10010		
48		01111		94	10011			257		10100	
49		10111		100	00011		00010	300	00010		
50			00001	102	11101			316	11100		
51			00111/111 10	103		01110		360		00100	
52		11011		105			11100	400	01100	11000	01000
55		01011		106		10110		429	10100		
56		10011		109	01101			500			10000
57			01110	111	10101			600	00100		
59			10110	120	00101	00110		667	11000		
60		00011		122	11001			720		01000	
61		11101		124		11010		900		10000	
65		01101		133	01001		01100	1200	01000		
66.7			00110	136	10001			1500	10000		



Programmable Gain for CW Summing Amplifier

Different gain can be configured for the CW summing amplifier through the register 54[4:0]. By enabling and disabling the feedback resistors between the summing amplifier inputs and outputs, the gain is adjustable accordingly to maximize the dynamic range of CW path. Table 11 describes the relationship between the summing amplifier gain and 54[4:0] settings.

Table 11. Register 54[4:0] Description

54[4:0]/0x36[4:0]	FUNCTION
00000	No feedback resistor
00001	Enables 250-Ω feedback resistor
00010	Enables 250-Ω feedback resistor
00100	Enables 500-Ω feedback resistor
01000	Enables 1000-Ω feedback resistor
10000	Enables 2000-Ω feedback resistor

Table 12. Register 54[4:0] vs Summing Amplifier Gain

54[4:0]/0x36[4:0]	00000	00001	00010	00011	00100	00101	00110	00111
CW I/V Gain	N/A	0.50	0.50	0.25	1.00	0.33	0.33	0.20
54[4:0]/0x36[4:0]	01000	01001	01010	01011	01100	01101	01110	01111
CW I/V Gain	2.00	0.40	0.40	0.22	0.67	0.29	0.29	0.18
54[4:0]/0x36[4:0]	10000	10001	10010	10011	10100	10101	10110	10111
CW I/V Gain	4.00	0.44	0.44	0.24	0.80	0.31	0.31	0.19
54[4:0]/0x36[4:0]	11000	11001	11010	11011	11100	11101	11110	11111
CW I/V Gain	1.33	0.36	0.36	0.21	0.57	0.27	0.27	0.17

Programmable Phase Delay for CW Mixer

Accurate CW beamforming is achieved through adjusting the phase delay of each channel. In the AFE5808A, 16 different phase delays can be applied to each LNA output; and it meets the standard requirement of typical

ultrasound beamformer, that is $\frac{16}{16}$ beamformer resolution. Table 11 describes the relationship between the phase delays and the register 55 and 56 settings.

Table 13. CW Mixer Phase Delay vs Register Settings CH1 - 55[3:0], CH2 - 55[7:4], CH3 - 55[11:8], CH4 - 55[15:12], CH5- 56[3:0], CH6 - 56[7:4], CH7 - 56[11:8], CH8 - 56[15:12],

CHX_CW_MIXER_PHASE	0000	0001	0010	0011	0100	0101	0110	0111
PHASE SHIFT	0	22.5°	45°	67.5°	90°	112.5°	135°	157.5°
CHX_CW_MIXER_PHASE	1000	1001	1010	1011	1100	1101	1110	1111
PHASE SHIFT	180°	202.5°	225°	247.5°	270°	292.5°	315°	337.5°



THEORY OF OPERATION

AFE5808A OVERVIEW

The AFE5808A is a highly integrated analog front-end (AFE) solution specifically designed for ultrasound systems in which high performance and small size are required. The AFE5808A integrates a complete time-gain-control (TGC) imaging path and a continuous wave doppler (CWD) path. It also enables users to select one of various power/noise combinations to optimize system performance. The AFE5808A contains eight channels; each channels includes a low-noise amplifier (LNA), voltage controlled attenuator (VCAT), programmable gain amplifier (PGA), low-pass filter (LPF), 14-bit analog-to-digital converter (ADC), and CW mixer.

In addition, multiple features in the AFE5808A are suitable for ultrasound applications, such as active termination, individual channel control, fast power up/down response, programmable clamp voltage control, fast and consistent overload recovery, and so forth. Therefore the AFE5808A brings premium image quality to ultra–portable, handheld systems all the way up to high-end ultrasound systems. Its simplified function block diagram is shown in Figure 64.




Figure 64. Functional Block Diagram

LOW-NOISE AMPLIFIER (LNA)

In many high-gain systems, a low noise amplifier is critical to achieve overall performance. Using a new proprietary architecture, the LNA in the AFE5808A delivers exceptional low-noise performance, while operating on a low quiescent current compared to CMOS-based architectures with similar noise performance. The LNA performs single-ended input to differential output voltage conversion. It is configurable for a programmable gain of 24/18/12 dB and its input-referred noise is only 0.63/0.70/0.9 nV/\day{Hz} respectively. Programmable gain settings result in a flexible linear input range up to 1 Vpp, realizing high signal handling capability demanded by new transducer technologies. Larger input signal can be accepted by the LNA; however the signal can be distorted since it exceeds the LNA's linear operation region. Combining the low noise and high input range, a wide input dynamic range is achieved consequently for supporting the high demands from various ultrasound imaging modes.

The LNA input is internally biased at approximately +2.4 V; the signal source should be ac-coupled to the LNA input by an adequately-sized capacitor, for example, \geq 0.1 μ F. To achieve low DC offset drift, the AFE5808A incorporates a DC offset correction circuit for each amplifier stage. To improve the overload recovery, an integrator circuit is used to extract the DC component of the LNA output and then fed back to the LNA's complementary input for DC offset correction. This DC offset correction circuit has a high-pass response and can be treated as a high-pass filter. The effective corner frequency is determined by the capacitor C_{BYPASS} connected at INM. With larger capacitors, the corner frequency is lower. For stable operation at the highest HP filer cut-off frequency, a \geq 15-nF capacitor can be selected. This corner frequency scales almost linearly with the value of the C_{BYPASS} . For example, 15 nF gives a corner frequency of approximately 100 kHz, while 47 nF can give an effective corner frequency of 33 kHz. The DC offset correction circuit can also be disabled or enabled through register 52[12].



The AFE5808A can be terminated passively or actively. Active termination is preferred in ultrasound application for reducing reflection from mismatches and achieving better axial resolution without degrading noise figure too much. Active termination values can be preset to 50, 100, 200, and 400 Ω ; other values also can be programmed by users through register 52[4:0]. A feedback capacitor is required between ACTx and the signal source as Figure 65 shows. On the active termination path, a clamping circuit is also used to create a low impedance path when overload signal is seen by the AFE5808A. The clamp circuit limits large input signals at the LNA inputs and improves the overload recovery performance of the AFE5808A. The clamp level can be set to 350 mVpp, 600 mVpp, 1.15 Vpp automatically depending on the LNA gain settings when register 52[10:9] = 0. Other clamp voltages, such as 1.15, 0.6, and 1.5 Vpp, are also achievable by setting register 52[10:9]. This clamping circuit is also designed to obtain good pulse inversion performance and reduce the impact from asymmetric inputs.




Figure 65. AFE5808A LNA with DC Offset Correction Circuit

VOLTAGE-CONTROLLED ATTENUATOR

The voltage-controlled attenuator is designed to have a linear-in-dB attenuation characteristic; that is, the average gain loss in dB (refer to Figure 2) is constant for each equal increment of the control voltage (VCNTL) as shown in Figure 66. A differential control structure is used to reduce common mode noise. A simplified attenuator structure is shown in the following Figure 66 and Figure 67.

The attenuator is essentially a variable voltage divider that consists of the series input resistor (RS) and seven shunt FETs placed in parallel and controlled by sequentially activated clipping amplifiers (A1 through A7). VCNTL is the effective difference between VCNTLP and VCNTLM. Each clipping amplifier can be understood as a specialized voltage comparator with a soft transfer characteristic and well-controlled output limit voltage. Reference voltages V1 through V7 are equally spaced over the 0V to 1.5Vcontrol voltage range. As the control voltage increases through the input range of each clipping amplifier, the amplifier output rises from a voltage where the FET is nearly OFF to VHIGH where the FET is completely ON. As each FET approaches its ON state and the control voltage continues to rise, the next clipping amplifier/FET combination takes over for the next portion of the piecewise-linear attenuation characteristic. Thus, low control voltages have most of the FETs turned OFF, producing minimum signal attenuation. Similarly, high control voltages turn the FETs ON, leading to maximum signal attenuation. Therefore, each FET acts to decrease the shunt resistance of the voltage divider formed by Rs and the parallel FET network.

Additionally, a digitally controlled TGC mode is implemented to achieve better phase-noise performance in the AFE5808A. The attenuator can be controlled digitally instead of the analog control voltage V_{CNTL} . This mode can be set by the register bit 59[7]. The variable voltage divider is implemented as a fixed series resistance and FET as the shunt resistance. Each FET can be turned ON by connecting the switches SW1-7. Turning on each of the switches can give approximately 6 dB of attenuation. This can be controlled by the register bits 59[6:4]. This digital control feature can eliminate the noise from the VCNTL circuit and ensure the better SNR and phase noise for TGC path.

Copyright © 2011–2014, Texas Instruments Incorporated






Figure 66. Simplified Voltage Controlled Attenuator (Analog Structure)




Figure 67. Simplified Voltage Controlled Attenuator (Digital Structure)

The voltage controlled attenuator's noise follows a monotonic relationship to the attenuation coefficient. At higher attenuation, the input-referred noise is higher and vice-versa. The attenuator's noise is then amplified by the PGA and becomes the noise floor at ADC input. In the attenuator's high attenuation operating range, that is VCNTL is high, the attenuator's input noise may exceed the LNA's output noise; the attenuator then becomes the dominant noise source for the following PGA stage and ADC. Therefore the attenuator's noise should be minimized compared to the LNA output noise. The AFE5808A's attenuator is designed for achieving low noise even at high attenuation (low channel gain) and realizing better SNR in near field. The input referred noise for different attenuations is listed in the following table:

Attenuation (dB) Attenuator Input Referred Noise (nV/rtHz) -4010.5 -36 10 -30 9 -248.5 -18 6 -12 4 -6 3 0 2

Table 14. Voltage-Controlled-Attenuator Noise vs Attenuation

PROGRAMMABLE GAIN AMPLIFIER (PGA)

After the voltage controlled attenuator, a programmable gain amplifier can be configured as 24 or 30 dB with a constant input referred noise of 1.75 nV/rtHz. The PGA structure consists of a differential voltage-to-current converter with programmable gain, current clamp (bias control) circuits, a transimpedance amplifier with a programmable low-pass filter, and a DC offset correction circuit. Its simplified block diagram is shown in Figure 68:






Figure 68. Simplified Block Diagram of PGA

Low input noise is always preferred in a PGA and its noise contribution should not degrade the ADC SNR too much after the attenuator. At the minimum attenuation (used for small input signals), the LNA noise dominates; at the maximum attenuation (large input signals), the PGA and ADC noise dominates. Thus 24-dB gain of PGA achieves better SNR as long as the amplified signals can exceed the noise floor of the ADC.

The PGA current clamp circuit can be enabled (register 51) to improve the overload recovery performance of the AFE. If we measure the standard deviation of the output just after overload, for 0.5 V V_{CNTL}, it is about 3.2 LSBs in normal case, i.e the output is stable in about 1 clock cycle after overload. With the current clamp circuit disabled, the value approaches 4 LSBs meaning a longer time duration before the output stabilizes; however, with the current clamp circuit enabled, there will be degradation in HD3 for PGA output levels > -2dBFS. For example, for a -2-dBFS output level, the HD3 degrades by approximately 3 dB. In order to maximize the output dynamic range, the maximum PGA output level can be above 2 Vpp even with the clamp circuit enabled; the ADC in the AFE has excellent overload recovery performance to detect small signals right after the overload.

NOTE

In the low power and medium power modes, PGA_CLAMP is disabled for saving power if 51[7] = 0.

The AFE5808A integrates an anti-aliasing filter in the form of a programmable low-pass filter (LPF) in the transimpedance amplifier. The LPF is designed as a differential, active, 3rd order filter with a typical 18dB per octave roll-off. Programmable through the serial interface, the –1-dB frequency corner can be set to one of 10, 15, 20, and 30 MHz. The filter bandwidth is set for all channels simultaneously.

A selectable DC offset correction circuit is implemented in the PGA as well. This correction circuit is similar to the one used in the LNA. It extracts the DC component of the PGA outputs and feeds back to the PGA's complimentary inputs for DC offset correction. This DC offset correction circuit also has a high-pass response with a cut-off frequency of 80 KHz.

ANALOG TO DIGITAL CONVERTER

The analog-to-digital converter (ADC) of the AFE5808A employs a pipelined converter architecture that consists of a combination of multi-bit and single-bit internal stages. Each stage feeds its data into the digital error correction logic, ensuring excellent differential linearity and no missing codes at the 14-bit level. The 14 bits given out by each channel are serialized and sent out on a single pair of pins in LVDS format. All eight channels of the AFE5808A operate from a common input clock (CLKP/M). The sampling clocks for each of the eight channels are generated from the input clock using a carefully matched clock buffer tree. The 14x clock required for the serializer is generated internally from the CLKP/M pins. A 7x and a 1x clock are also given out in LVDS format, along with the data, to enable easy data capture. The AFE5808A operates from internally-generated reference voltages that are trimmed to improve the gain matching across devices. The nominal values of REFP and REFM are 1.5 V and 0.5 V, respectively. Alternately, the device also supports an external reference mode that can be enabled using the serial interface.

Using serialized LVDS transmission has multiple advantages, such as a reduced number of output pins (saving routing space on the board), reduced power consumption, and reduced effects of digital noise coupling to the analog circuit inside the AFE5808A.

Copyright © 2011–2014, Texas Instruments Incorporated



CONTINUOUS-WAVE (CW) BEAMFORMER

Continuous-wave Doppler is a key function in mid-end to high-end ultrasound systems. Compared to the TGC mode, the CW path needs to handle high dynamic range along with strict phase noise performance. CW beamforming is often implemented in analog domain due to the mentioned strict requirements. Multiple beamforming methods are being implemented in ultrasound systems, including passive delay line, active mixer, and passive mixer. Among all of them, the passive mixer approach achieves optimized power and noise. It satisfies the CW processing requirements, such as wide dynamic range, low phase noise, accurate gain and phase matching.

A simplified CW path block diagram and an in-phase or quadrature (I/Q) channel block diagram are illustrated below respectively. Each CW channel includes a LNA, a voltage-to-current converter, a switch-based mixer, a shared summing amplifier with a low-pass filter, and clocking circuits. All blocks include well-matched in-phase and quadrature channels to achieve good image frequency rejection as well as beamforming accuracy. As a result, the image rejection ratio from an I/Q channel is better than -46 dBc which is desired in ultrasound systems.





Figure 69. Simplified Block Diagram of CW Path





Note: the approximately 10- to 15- Ω resistors at CW_AMPINM/P are due to internal IC routing and can create slight attenuation.

Figure 70. A Complete In-phase or Quadrature Phase Channel

The CW mixer in the AFE5808A is passive and switch based; passive mixer adds less noise than active mixers. It achieves good performance at low power. The following illustration and equations describe the principles of mixer operation, where Vi(t), Vo(t), and LO(t) are input, output and local oscillator (LO) signals for a mixer respectively. The LO(t) is square-wave based and includes odd harmonic components as the below equation expresses:




Figure 71. Block Diagram of Mixer Operation

$$\begin{aligned} &\text{Vi}(t) = \sin\left(\omega_{_{0}}t + \omega_{_{d}}t + \phi\right) + f\left(\omega_{_{0}}t\right) \\ &\text{LO}(t) = \frac{4}{\pi} \bigg[\sin\left(\omega_{_{0}}t\right) + \frac{1}{3}\sin\left(3\omega_{_{0}}t\right) + \frac{1}{5}\sin\left(5\omega_{_{0}}t\right) \dots \bigg] \\ &\text{Vo}(t) = \frac{2}{\pi} \bigg[\cos\left(\omega_{_{d}}t + \phi\right) - \cos\left(2\omega_{_{0}}t - \omega_{_{d}}t + \phi\right) \dots \bigg] \end{aligned} \tag{2}$$



From the above equations, the 3rd and 5th order harmonics from the LO can interface with the 3rd and 5th order harmonic signals in the Vi(t); or the noise around the 3rd and 5th order harmonics in the Vi(t). Therefore, the mixer's performance is degraded. In order to eliminate this side effect due to the square-wave demodulation, a proprietary harmonic suppression circuit is implemented in the AFE5808A. The 3rd and 5th harmonic components from the LO can be suppressed by over 12 dB. Thus the LNA output noise around the 3rd and 5th order harmonic bands will not be down-converted to base band. Hence, better noise figure is achieved. The conversion loss of

the mixer is about –4 dB which is derived from $\frac{20\log_{10}\frac{2}{\pi}}{\pi}$

The mixed current outputs of the 8 channels are summed together internally. An internal low noise operational amplifier is used to convert the summed current to a voltage output. The internal summing amplifier is designed to accomplish low power consumption, low noise, and ease of use. CW outputs from multiple AFE5808As can be further combined on system board to implement a CW beamformer with more than 8 channels. More detail information can be found in the application information section.

Multiple clock options are supported in the AFE5808A CW path. Two CW clock inputs are required: N × $f_{\rm cw}$ clock and 1 × $f_{\rm cw}$ clock, where $f_{\rm cw}$ is the CW transmitting frequency and N could be 16, 8, 4, or 1. Users have the flexibility to select the most convenient system clock solution for the AFE5808A. In the 16 × $f_{\rm cw}$ and 8 × $f_{\rm cw}$ modes, the 3rd and 5th harmonic suppression feature can be supported. Thus the 16 × $f_{\rm cw}$ and 8 × $f_{\rm cw}$ modes achieves better performance than the 4 × $f_{\rm cw}$ and 1 × $f_{\rm cw}$ modes

$16 \times f_{cw}$ Mode

The 16 × $f_{\rm cw}$ mode achieves the best phase accuracy compared to other modes. It is the default mode for CW operation. In this mode, 16 × $f_{\rm cw}$ and 1 × $f_{\rm cw}$ clocks are required. 16× $f_{\rm cw}$ generates LO signals with 16 accurate phases. Multiple AFE5808As can be synchronized by the 1 × $f_{\rm cw}$, that is LO signals in multiple AFEs can have the same starting phase. The phase noise spec is critical only for 16X clock. 1X clock is for synchronization only and doesn't require low phase noise. See the phase noise requirement in the section of application information.

The top level clock distribution diagram is shown in the below Figure 72. Each mixer's clock is distributed through a 16 \times 8 cross-point switch. The inputs of the cross-point switch are 16 different phases of the 1 \times clock. The recommends to align the rising edges of the 1 \times f_{cw} and 16 \times f_{cw} clocks.

The cross-point switch distributes the clocks with appropriate phase delay to each mixer. For example, Vi(t) is a received signal with a delay of $\frac{1}{16}^T$, a delayed LO(t) should be applied to the mixer in order to compensate for the $\frac{1}{16}^T$ delay. Thus a 22.5° delayed clock, that is $\frac{2\pi}{16}$, is selected for this channel. The mathematic calculation is expressed in the following equations:


$$Vi(t) = \sin\left[\omega_0 \left(t + \frac{1}{16f_0}\right) + \omega_d t\right] = \sin\left[\omega_0 t + 22.5^\circ + \omega_d t\right]$$

$$LO(t) = \frac{4}{\pi} \sin\left[\omega_0 \left(t + \frac{1}{16f_0}\right)\right] = \frac{4}{\pi} \sin\left[\omega_0 t + 22.5^\circ\right]$$

$$Vo(t) = \frac{2}{\pi} \cos\left(\omega_d t\right) + f\left(\omega_n t\right)$$
(3)

Vo(t) represents the demodulated Doppler signal of each channel. When the doppler signals from N channels are summed, the signal to noise ratio improves.








Figure 73. 1x and 16x CW Clock Timing

$8 \times f_{cw}$ and $4 \times f_{cw}$ Modes

 $8 \times f_{cw}$ and $4 \times f_{cw}$ modes are alternative modes when higher frequency clock solution (that is $16 \times f_{cw}$ clock) is not available in system. The block diagram of these two modes is shown below.



Good phase accuracy and matching are also maintained. Quadature clock generator is used to create in-phase and quadrature clocks with exact 90° phase difference. The only difference between 8 × f_{cw} and 4 × f_{cw} modes is the accessibility of the 3rd and 5th harmonic suppression filter. In the 8 × f_{cw} mode, the suppression filter can

be supported. In both modes, $\frac{1}{16}$ T phase delay resolution is achieved by weighting the in-phase and quadrature

paths correspondingly. For example, if a delay of $\frac{1}{16}^{T}$ or 22.5° is targeted, the weighting coefficients should follow the below equations, assuming I_{in} and Q_{in} are $\sin(\omega_{0}t)$ and $\cos(\omega_{0}t)$ respectively:

$$I_{\text{delayed}}(t) = I_{\text{in}} \cos\left(\frac{2\pi}{16}\right) + Q_{\text{in}} \sin\left(\frac{2\pi}{16}\right) = I_{\text{in}} \left(t + \frac{1}{16f_0}\right)$$

$$Q_{\text{delayed}}(t) = Q_{\text{in}} \cos\left(\frac{2\pi}{16}\right) - I_{\text{in}} \sin\left(\frac{2\pi}{16}\right) = Q_{\text{in}} \left(t + \frac{1}{16f_0}\right)$$
(4)

Therefore, after I/Q mixers, phase delay in the received signals is compensated. The mixers' outputs from all channels are aligned and added linearly to improve the signal to noise ratio. It is preferred to have the $4 \times f_{cw}$ or $8 \times f_{cw}$ and $1 \times f_{cw}$ clocks aligned both at the rising edge.




Figure 74. 8 X f_{cw} and 4 X f_{cw} Block Diagram






Figure 75. 8 x f_{cw} and 4 x f_{cw} Timing Diagram

$1 \times f_{cw}$ Mode

The 1x $f_{\rm cw}$ mode requires in-phase and quadrature clocks with low phase noise specifications. The $\frac{1}{16}$ T phase delay resolution is also achieved by weighting the in-phase and quadrature signals as described in the 8 × $f_{\rm cw}$ and 4 × $f_{\rm cw}$ modes.






Figure 76. Block Diagram of 1 x f_{cw} mode

EQUIVALENT CIRCUITS




Figure 77. Equivalent Circuits of LNA inputs




Figure 78. Equivalent Circuits of V_{CNTLP/M}






Figure 79. Equivalent Circuits of Clock Inputs




Figure 80. Equivalent Circuits of CW Summing Amplifier Inputs and Outputs






Figure 81. Equivalent Circuits of LVDS Outputs



APPLICATION INFORMATION




Figure 82. Application Circuit



A typical application circuit diagram is listed above. The configuration for each block is discussed below.

LNA CONFIGURATION

LNA Input Coupling and Decoupling

The LNA closed-loop architecture is internally compensated for maximum stability without the need of external compensation components. The LNA inputs are biased at 2.4 V and AC coupling is required. A typical input configuration is shown in Figure 83. C_{IN} is the input AC coupling capacitor. C_{ACT} is a part of the active termination feedback path. Even if the active termination is not used, the C_{ACT} is required for the clamp functionality. Recommended values for $C_{ACT} = 1~\mu F$ and C_{IN} are $\geq 0.1~\mu F$. A pair of clamping diodes is commonly placed between the T/R switch and the LNA input. Schottky diodes with suitable forward drop voltage (for example, the BAT754/54 series, the BAS40 series, the MMBD7000 series, or similar) can be considered depending on the transducer echo amplitude.




Figure 83. LNA Input Configurations

This architecture minimizes any loading of the signal source that may otherwise lead to a frequency-dependent voltage divider. The closed-loop design yields low offsets and offset drift. C_{BYPASS} ($\geq 0.015 \, \mu\text{F}$) is used to set the high-pass filter cut-off frequency and decouple the complimentary input. Its cut-off frequency is inversely proportional to the C_{BYPASS} value, The HPF cut-off frequency can be adjusted through the register 59[3:2] a Table 15 lists. Low frequency signals at T/R switch output, such as signals with slow ringing, can be filtered out. In addition, the HPF can minimize system noise from DC-DC converters, pulse repetition frequency (PRF) trigger, and frame clock. Most ultrasound systems' signal processing unit includes digital high-pass filters or band-pass filters (BPFs) in FPGAs or ASICs. Further noise suppression can be achieved in these blocks. In addition, a digital HPF is available in the AFE5808A ADC. If low frequency signal detection is desired in some applications, the LNA HPF can be disabled.

Table 15. LNA HPF Settings ($C_{BYPASS} = 15 \text{ nF}$)

Reg59[3:2] (0x3B[3:2])	Frequency
00	100 kHz
01	50 kHz
10	200 kHz
11	150 kHz



CM_BYP and VHIGH pins, which generate internal reference voltages, need to be decoupled with \geq 1- μ F capacitors. Bigger bypassing capacitors (> 2.2 μ F) may be beneficial if low frequency noise exists in system.

LNA Noise Contribution

The noise spec is critical for LNA and it determines the dynamic range of entire system. The LNA of the AFE5808A achieves low power and an exceptionally low-noise voltage of 0.63 nV/ $\sqrt{\text{Hz}}$, and a low current noise of 2.7 pA/ $\sqrt{\text{Hz}}$.


Typical ultrasonic transducer's impedance Rs varies from tens of ohms to several hundreds of ohms. Voltage noise is the dominant noise in most cases; however, the LNA current noise flowing through the source impedance (Rs) generates additional voltage noise.

$$LNA_Noise_{total} = \sqrt{V_{LNAnoise}^2 + R_s^2 \times I_{LNAnoise}^2}$$
(5)


The AFE5808A achieves low noise figure (NF) over a wide range of source resistances as shown in Figure 32, Figure 33, and Figure 34.

Active Termination

In ultrasound applications, signal reflection exists due to long cables between transducer and system. The reflection results in extra ringing added to echo signals in PW mode. Since the axial resolution depends on echo signal length, such ringing effect can degrade the axial resolution. Hence, either passive termination or active termination, is preferred if good axial resolution is desired. Figure 84 shows three termination configurations:



(a) No Termination



R_s R_t LNA

(c) Passive Termination

S0499-01

Figure 84. Termination Configurations



Under the no termination configuration, the input impedance of the AFE5808A is about 6 k Ω (8 K//20 pF) at 1 MHz. Passive termination requires external termination resistor R_t, which contributes to additional thermal noise.

The LNA supports active termination with programmable values, as shown in Figure 85.




Figure 85. Active Termination Implementation

The AFE5808A has four pre-settings 50,100, 200, and 400 Ω which are configurable through the registers. Other termination values can be realized by setting the termination switches shown in Figure 85. Register [52] is used to enable these switches. The input impedance of the LNA under the active termination configuration approximately follows:

$$Z_{IN} = \frac{R_f}{1 + \frac{Av_{LNA}}{2}} \tag{6}$$

Table 8 lists the LNA R_{IN}s under different LNA gains. System designers can achieve fine tuning for different probes.

The equivalent input impedance is given by Equation 7 where R_{IN} (8 K) and C_{IN} (20 pF) are the input resistance and capacitance of the LNA.

$$Z_{IN} = \frac{R_f}{1 + \frac{Av_{LNA}}{2}} / /C_{IN} / /R_{IN}$$
(7)

Therefore the ZIN is frequency dependent and it decreases as frequency increases shown in Figure 10. Since approximately 2 to 10 MHz is the most commonly used frequency range in medical ultrasound, this rolling-off effect does not impact system performance greatly. Active termination can be applied to both CW and TGC modes. Because each ultrasound system includes multiple transducers with different impedances, the flexibility of impedance configuration is a great plus.

Figure 32, Figure 33, and Figure 34 shows the NF under different termination configurations. It indicates that no termination achieves the best noise figure; active termination adds less noise than passive termination. Thus termination topology should be carefully selected based on each use scenario in ultrasound.

Submit Documentation Feedback

Copyright © 2011–2014, Texas Instruments Incorporated




LNA Gain Switch Response

The LNA gain is programmable through SPI. The gain switching time depends on the SPI speed as well as the LNA gain response time. During the switching, glitches might occur and they can appear as artifacts in images. LNA gain switching in a single imaging line may not be preferred, although digital signal processing might be used here for glitch suppression.

VOLTAGE-CONTROLLED-ATTENUATOR

The attenuator in the AFE5808A is controlled by a pair of differential control inputs, the $V_{CNTLM/P}$ pins. The differential control voltage spans from 0 to 1.5 V. This control voltage varies the attenuation of the attenuator based on its linear-in-dB characteristic. Its maximum attenuation (minimum channel gain) appears at $V_{CNTLP} - V_{CNTLM} = 1.5$ V, and minimum attenuation (maximum channel gain) occurs at $V_{CNTLP} - V_{CNTLM} = 0$. The typical gain range is 40 dB and remains constant, independent of the PGA setting.

When only single-ended V_{CNTL} signal is available, this 1.5-Vpp signal can be applied on the V_{CNTLP} pin with the V_{CNTLM} pin connected to ground. As shown in Figure 86, TGC gain curve is inversely proportional to the V_{CNTLP} – V_{CNTLM} .






Figure 86. V_{CNTLP} and V_{CNTLM} Configurations



As discussed in the theory of operation, the attenuator architecture uses seven attenuator segments that are equally spaced in order to approximate the linear-in-dB gain-control slope. This approximation results in a monotonic slope; the gain ripple is typically less than ±0.5 dB.

The control voltage input ($V_{CNTLM/P}$ pins) represents a high-impedance input. The $V_{CNTLM/P}$ pins of multiple AFE5808A devices can be connected in parallel with no significant loading effects. When the voltage level (V_{CNTLP} - V_{CNTLM}) is above 1.5 V or below 0 V, the attenuator continues to operate at its maximum attenuation level or minimum attenuation level respectively. TI recommends to limit the voltage from -0.3 to 2 V.

When the AFE5808A operates in CW mode, the attenuator stage remains connected to the LNA outputs. Therefore, TI recommends to power down the VCA using the PDN_VCA register bit. In this case, $V_{CNTLP} - V_{CNTLM}$ voltage does not matter.

The AFE5808A gain-control input has a -3-dB bandwidth of approximately 800 kHz. This wide bandwidth, although useful in many applications (for example fast V_{CNTL} response), can also allow high-frequency noise to modulate the gain control input and finally affect the Doppler performance. In practice, this modulation can easily be avoided by additional external filtering (RV_{CNTL} and CV_{CNTL}) at V_{CNTLM/P} pins as Figure 81 shows. However, the external filter's cutoff frequency cannot be kept too low as this results in low gain response time. Without external filtering, the gain control response time is typically less than 1 μ s to settle within 10% of the final signal level of 1VPP (-6dBFS) output as indicated in Figure 51 and Figure 52.

Typical $V_{\text{CNTLM/P}}$ signals are generated by an 8 to 12 bit 10 MSPS digital to analog converter (DAC) and a differential operation amplifier. Tl's DACs, such as TLV5626 and DAC7821/11 (10 MSPS/ 12 bit), could be used to generate TGC control waveforms. Differential amplifiers with output common mode voltage control (for example THS4130 and OPA1632) can connect the DAC to the $V_{\text{CNTLM/P}}$ pins. The buffer amplifier can also be configured as an active filter to suppress low frequency noise. The $V_{\text{CNTLM/P}}$ circuit shall achieve low noise in order to prevent the $V_{\text{CNTLM/P}}$ noise being modulated to RF signals. TI recommends that $V_{\text{CNTLM/P}}$ noise is below 25 nV/rtHz at 1 KHz and 5 nV/rtHz at 50 kHz.In high channel count premium systems, the $V_{\text{CNTLM/P}}$ noise requirement is higher."

More information can be found in the literatures SLOS318F and SBAA150. The V_{CNTL} vs Gain curves can be found in Figure 2. The below table also shows the absolute gain vs V_{CNTL} , which may help program DAC correspondingly.

In PW Doppler and color Doppler modes, V_{CNTL} noise should be minimized to achieve the best close-in phase noise and SNR. Digital V_{CNTL} feature is implemented to address this need in the AFE5808A. In the digital V_{CNTL} mode, no external V_{CNTL} is needed.

Table 16. V_{CNTLP}-V_{CNTLM} vs Gain Under Different LNA and PGA Gain Settings (Low Noise Mode)

V _{CNTLP} - V _{CNTLM} (V)	Gain (dB) LNA = 12 dB PGA = 24 dB	Gain (dB) LNA = 18 dB PGA = 24 dB	Gain (dB) LNA = 24 dB PGA = 24 dB	Gain (dB) LNA = 12 dB PGA = 30 dB	Gain (dB) LNA = 18 dB PGA = 30 dB	Gain (dB) LNA = 24 dB PGA = 30 dB
0	36.45	42.45	48.45	42.25	48.25	54.25
0.1	33.91	39.91	45.91	39.71	45.71	51.71
0.2	30.78	36.78	42.78	36.58	42.58	48.58
0.3	27.39	33.39	39.39	33.19	39.19	45.19
0.4	23.74	29.74	35.74	29.54	35.54	41.54
0.5	20.69	26.69	32.69	26.49	32.49	38.49
0.6	17.11	23.11	29.11	22.91	28.91	34.91
0.7	13.54	19.54	25.54	19.34	25.34	31.34
0.8	10.27	16.27	22.27	16.07	22.07	28.07
0.9	6.48	12.48	18.48	12.28	18.28	24.28
1.0	3.16	9.16	15.16	8.96	14.96	20.96
1.1	-0.35	5.65	11.65	5.45	11.45	17.45
1.2	-2.48	3.52	9.52	3.32	9.32	15.32
1.3	-3.58	2.42	8.42	2.22	8.22	14.22
1.4	-4.01	1.99	7.99	1.79	7.79	13.79
1.5	-4	2	8	1.8	7.8	13.8



CW OPERATION

CW Summing Amplifier

In order to simplify CW system design, a summing amplifier is implemented in the AFE5808A to sum and convert 8-channel mixer current outputs to a differential voltage output. Low noise and low power are achieved in the summing amplifier while maintaining the full dynamic range required in CW operation.

This summing amplifier has 5 internal gain adjustment resistors which can provide 32 different gain settings (register 54[4:0], Figure 85 and Table 11). System designers can easily adjust the CW path gain depending on signal strength and transducer sensitivity. For any other gain values, an external resistor option is supported. The gain of the summation amplifier is determined by the ratio between the 500- Ω resistors after LNA and the internal or external resistor network $R_{\text{EXT/INT}}$. Thus the matching between these resistors plays a more important role than absolute resistor values. Better than 1% matching is achieved on chip. Due to process variation, the absolute resistor tolerance could be higher. If external resistors are used, the gain error between I/Q channels or among multiple AFEs may increase. TI recommends to use internal resistors to set the gain in order to achieve better gain matching (across channels and multiple AFEs). With the external capacitor C_{EXT} , this summing amplifier has 1st order LPF response to remove high frequency components from the mixers, such as $2f0\pm fd$. Its cut-off frequency is determined by:

$$f_{HP} = \frac{1}{2\pi R_{INT/EXT} C_{EXT}}$$
(8)

Note that when different gain is configured through register 54[4:0], the LPF response varies as well.




Figure 87. CW Summing Amplifier Block Diagram

Multiple AFE5808As are usually utilized in parallel to expand CW beamformer channel count. These AFE5808As' CW outputs can be summed and filtered externally further to achieve desired gain and filter response. AC coupling capacitors C_{AC} are required to block DC component of the CW carrier signal. C_{AC} can vary from 1 to 10 μ F depending on the desired low frequency Doppler signal from slow blood flow. Multiple AFE5808As' I/Q outputs can be summed together with a low noise external differential amplifiers before 16/18-bit differential audio ADCs. Tl's ultra-low noise differential precision amplifier OPA1632 and THS4130 are suitable devices.






Figure 88. CW Circuit With Multiple AFE5808As

The CW I/Q channels are well matched internally to suppress image frequency components in Doppler spectrum. Low tolerance components and precise operational amplifiers should be used for achieving good matching in the external circuits as well.


NOTE

The local oscillator inputs of the passive mixer are $cos(\omega t)$ for I-CH and $sin(\omega t)$ for Q-CH respectively. Depending on users' CW Doppler complex FFT processing, swapping I/Q channels in FPGA or DSP may be needed in order to get correct blood flow directions.


CW Clock Selection

The AFE5808A can accept differential LVDS, LVPECL, and other differential clock inputs as well as single-ended CMOS clock. An internally generated VCM of 2.5 V is applied to CW clock inputs, that is CLKP_16X/ CLKM_16X and CLKP_1X/ CLKM_1X. Since this 2.5-V VCM is different from the one used in standard LVDS or LVPECL clocks, AC coupling is required between clock drivers and the AFE5808A CW clock inputs. When CMOS clock is used, CLKM_1X and CLKM_16X should be tied to ground. Common clock configurations are shown in Figure 89. Appropriate termination is recommended to achieve good signal integrity.







(a) LVPECL Configuration



(b) LVDS Configuration



(c) Transformer Based Configuration



S0503-01

Figure 89. Clock Configurations

The combination of the clock noise and the CW path noise can degrade the CW performance. The internal clocking circuit is designed for achieving excellent phase noise required by CW operation. The phase noise of the AFE5808A CW path is better than 155 dBc/Hz at 1-kHz offset. Consequently the phase noise of the mixer clock inputs needs to be better than 155dBc/Hz.



In the 16/8/4 × $f_{\rm cw}$ operations modes, low phase noise clock is required for 16/8/4 × $f_{\rm cw}$ clocks (that is CLKP_16X/ CLKM_16X pins) in order to maintain good CW phase noise performance. The 1 × $f_{\rm cw}$ clock (that is CLKP_1X/ CLKM_1X pins) is only used to synchronize the multiple AFE5808A chips and is not used for demodulation. Thus 1 × $f_{\rm cw}$ clock's phase noise is not a concern. However, in the 1 × $f_{\rm cw}$ operation mode, low phase noise clocks are required for both CLKP_16X/ CLKM_16X and CLKP_1X/ CLKM_1X pins since both of them are used for mixer demodulation. In general, higher slew rate clock has lower phase noise; thus clocks with high amplitude and fast slew rate are preferred in CW operation. In the CMOS clock mode, 5-V CMOS clock can achieve the highest slew rate.

Clock phase noise can be improved by a divider as long as the divider's phase noise is lower than the target phase noise. The phase noise of a divided clock can be improved approximately by a factor of 20logN dB where N is the dividing factor of 16, 8, or 4. If the target phase noise of mixer LO clock $1 \times f_{cw}$ is 160 dBc/Hz at 1 kHz off carrier, the $16 \times f_{cw}$ clock phase noise should be better than $160 - 20\log 16 = 136$ dBc/Hz. Tl's jitter cleaners LMK048X/CDCM7005/CDCE72010 exceed this requirement and can be selected for the AFE5808A. In the 4X/1X modes, higher quality input clocks are expected to achieve the same performance since N is smaller. Thus the 16X mode is a preferred mode since it reduces the phase noise requirement for system clock design. In addition, the phase delay accuracy is specified by the internal clock divider and distribution circuit. Note in the 16X operation mode, the CW operation range is limited to 8 MHz due to the 16X CLK. The maximum clock frequency for the 16X CLK is 128 MHz. In the 8X, 4X, and 1X modes, higher CW signal frequencies up to 15 MHz can be supported with small degradation in performance, for example, the phase noise is degraded by 9 dB at 15 MHz, compared to 2 MHz.

As the channel number in a system increases, clock distribution becomes more complex. It is not preferred to use one clock driver output to drive multiple AFEs since the clock buffer's load capacitance increases by a factor of N. As a result, the falling and rising time of a clock signal is degraded. A typical clock arrangement for multiple AFE5808As is shown in Figure 90. Each clock buffer output drives one AFE5808A in order to achieve the best signal integrity and fastest slew rate, that is better phase noise performance. When clock phase noise is not a concern, for example, the 1 × f_{cw} clock in the 16/8/4 × f_{cw} operation modes, one clock driver output may excite more than one AFE5808As. Nevertheless, special considerations should be applied in such a clock distribution network design. In typical ultrasound systems, it is preferred that all clocks are generated from a same clock source, such as 16 × f_{cw} , 1 × f_{cw} clocks, audio ADC clocks, RF ADC clock, pulse repetition frequency signal, frame clock, and so forth. By doing this, interference due to clock asynchronization can be minimized




Figure 90. CW Clock Distribution



CW Supporting Circuits

As a general practice in CW circuit design, in-phase and quadrature channels should be strictly symmetrical by using well matched layout and high accuracy components.

In systems, additional high-pass wall filters (20 to 500 Hz) and low-pass audio filters (10 to 100 kHz) with multiple poles are usually needed. Since CW Doppler signal ranges from 20 Hz to 20 kHz, noise under this range is critical. Consequently low noise audio operational amplifiers are suitable to build these active filters for CW post-processing, for example OPA1632 or OPA2211. More filter design techniques can be found from www.ti.com. Tl's active filter design tool http://focus.ti.com/docs/toolsw/folders/print/filter-designer.html

The filtered audio CW I/Q signals are sampled by audio ADCs and processed by DSP or PC. Although CW signal frequency is from 20 Hz to 20 kHz, higher sampling rate ADCs are still preferred for further decimation and SNR enhancement. Due to the large dynamic range of CW signals, high resolution ADCs (≥ 16 bit) are required, such as ADS8413 (2 MSPS/16 bit/92 dBFS SNR) and ADS8472 (1 MSPS/16 bit/95 dBFS SNR). ADCs for inphase and quadature-phase channels must be strictly matched, not only amplitude matching but also phase matching, in order to achieve the best I/Q matching. In addition, the in-phase and quadrature ADC channels must be sampled simultaneously.

ADC OPERATION

ADC Clock Configurations

To ensure that the aperture delay and jitter are the same for all channels, the AFE5808A uses a clock tree network to generate individual sampling clocks for each channel. The clock, for all the channels, are matched from the source point to the sampling circuit of each of the eight internal ADCs. The variation on this delay is described in the aperture delay parameter of the output interface timing. Its variation is given by the aperture jitter number of the same table.




Figure 91. ADC Clock Distribution Network



The AFE5808A ADC clock input can be driven by differential clocks (sine wave, LVPECL or LVDS) or singled clocks (LVCMOS) similar to CW clocks as shown in Figure 89. In the single-end case, TI recommends that the use of low jitter square signals (LVCMOS levels, 1.8-V amplitude). See TI document SLYT075 for further details on the theory.

The jitter cleaner LMK048X/CDCM7005/CDCE72010 is suitable to generate the AFE5808A's ADC clock and ensure the performance for the 14-bit ADC with 77-dBFS SNR. A clock distribution network is shown in Figure 91.

ADC Reference Circuit

The ADC's voltage reference can be generated internally or provided externally. When the internal reference mode is selected, the REFP/M becomes output pins and should be floated. When 3[15] = 1 and 1[13] = 1, the device is configured to operate in the external reference mode in which the VREF_IN pin should be driven with a 1.4-V reference voltage and REFP/M must be left open. Since the input impedance of the VREF_IN is high, no special drive capability is required for the 1.4-V voltage reference

The digital beam-forming algorithm in an ultrasound system relies on gain matching across all receiver channels. A typical system would have about 12 octal AFEs on the board. In such a case, it is critical to ensure that the gain is matched, essentially requiring the reference voltages seen by all the AFEs to be the same. Matching references within the eight channels of a chip is done by using a single internal reference voltage buffer. Trimming the reference voltages on each chip during production ensures that the reference voltages are well-matched across different chips. When the external reference mode is used, a solid reference plane on a printed circuit board can ensure minimal voltage variation across devices. More information on voltage reference design can be found in the document SLYT339. The dominant gain variation in the AFE5808A comes from the VCA gain variation. The gain variation contributed by the ADC reference circuit is much smaller than the VCA gain variation. Hence, in most systems, using the ADC internal reference mode is sufficient to maintain good gain matching among multiple AFE5808As. In addition, the internal reference circuit without any external components achieves satisfactory thermal noise and phase noise performance.

POWER MANAGEMENT

Power and Performance Optimization

The AFE5808A has options to adjust power consumption and meet different noise performances. This feature would be useful for portable systems operated by batteries when low power is more desired. Refer to characteristics information listed in the table of electrical characteristics as well as the typical characteristic plots.

Power Management Priority

Power management plays a critical role to extend battery life and ensure long operation time. The AFE5808A has fast and flexible power-down and power-up control which can maximize battery life. The AFE5808A can be powered-down and powered-up through external pins or internal registers. The following table indicates the affected circuit blocks and priorities when the power management is invoked. The higher priority controls can overwrite the lower priority ones. In the device, all the power down controls are logically ORed to generate final power down for different blocks. Thus, the higher priority controls can cover the lower priority ones. The AFE5808A register settings are maintained when the AFE5808A is in either partial power down mode or complete power down mode.

Table 17. Power Management Priority

	Name	Blocks	Priority
Pin	PDN_GLOBAL	All	High
Pin	PDN_VCA	LNA + VCAT+ PGA	Medium
Register	VCA_PARTIAL_PDN	LNA + VCAT+ PGA	Low
Register	VCA_COMPLETE_PDN	LNA + VCAT+ PGA	Medium
Pin	PDN_ADC	ADC	Medium
Register	ADC_PARTIAL_PDN	ADC	Low
Register	ADC_COMPLETE_PDN	ADC	Medium
Register	PDN_VCAT_PGA	VCAT + PGA	Lowest



Table 17. Power Management Priority (continued)

	Name	Blocks	Priority
Register	PDN_LNA	LNA	Lowest

Partial Power-Up and Power-Down Mode

The partial power-up and power-down mode is also called as fast power-up and power-down mode. In this mode, most amplifiers in the signal path are powered down, while the internal reference circuits remain active as well as the LVDS clock circuit, that is the LVDS circuit still generates its frame and bit clocks.

The partial power down function allows the AFE5808A to be wake up from a low-power state quickly. This configuration ensures that the external capacitors are discharged slowly; thus a minimum wake-up time is needed as long as the charges on those capacitors are restored. The VCA wake-up response is typically about 2 μ s or 1% of the power down duration whichever is larger. The longest wake-up time depends on the capacitors connected at INP and INM, as the wake-up time is the time required to recharge the caps to the desired operating voltages. For 0.1 μ F at INP and 15 nF at INM can give a wake-up time of 2.5 ms. For larger capacitors this time will be longer. The ADC wake-up time is about 1 μ s. Thus the AFE5808A wake-up time is more dependent on the VCA wake-up time. This also assumes that the ADC clock has been running for at least 50 μ s before normal operating mode resumes. The power-down time is instantaneous, less than 1.0 μ s.

This fast wake-up response is desired for portable ultrasound applications in which the power saving is critical. The pulse repetition frequency of a ultrasound system could vary from 50KHz to 500Hz, while the imaging depth (that is, the active period for a receive path) varies from 10 µs to hundreds of µs. The power saving can be pretty significant when a system's PRF is low. In some cases, only the VCA would be powered down while the ADC keeps running normally to ensure minimal impact to FPGAs.

In the partial power-down mode, the AFE5808A typically dissipates only 26 mW/ch, representing an 80% power reduction compared to the normal operating mode. This mode can be set using either pins (PDN_VCA and PDN_ADC) or register bits (VCA_PARTIAL_PDN and ADC_PARTIAL_PDN).

Complete Power-Down Mode

To achieve the lowest power dissipation of 0.7 mW/CH, the AFE5808A can be placed into a complete power-down mode. This mode is controlled through the registers ADC_COMPLETE_PDN, VCA_COMPLETE_PDN or PDN_GLOBAL pin. In the complete power-down mode, all circuits including reference circuits within the AFE5808A are powered down; and the capacitors connected to the AFE5808A are discharged. The wake-up time depends on the time needed to recharge these capacitors. The wake-up time depends on the time that the AFE5808A spends in shutdown mode. 0.1 µF at INP and 15 nF at INM can give a wake-up time close to 2.5 ms.

Power Saving in CW Mode

Usually only half the number of channels in a system are active in the CW mode. Thus the individual channel control through ADC_PDN_CH <7:0> and VCA_PDN_CH <7:0> can power down unused channels and save power consumption greatly. Under the default register setting in the CW mode, the voltage controlled attenuator, PGA, and ADC are still active. During the debug phase, both the PW and CW paths can be running simultaneously. In real operation, these blocks need to be powered down manually.

TEST MODES

The AFE5808A includes multiple test modes to accelerate system development. The ADC test modes have been discussed in the register description section.

The VCA has a test mode in which the CH7 and CH8 PGA outputs can be brought to the CW pins. By monitoring these PGA outputs, the functionality of VCA operation can be verified. The PGA outputs are connected to the virtual ground pins of the summing amplifier (CW_IP_AMPINM/P, CW_QP_AMPINM/P) through $5k\Omega$ resistors. The PGA outputs can be monitored at the summing amplifier outputs when the LPF capacitors C_{EXT} are removed. Note that the signals at the summing amplifier outputs are attenuated due to the $5-k\Omega$ resistors. The attenuation coefficient is $R_{INT/EXT}/5$ k Ω .

If users would like to check the PGA outputs without removing CEXT, an alternative way is to measure the PGA outputs directly at the CW_IP_AMPINM/P and CW_QP_AMPINM/P when the CW summing amplifier is powered down.



Some registers are related to this test mode. PGA Test Mode Enable: Reg59[9]; Buffer Amplifier Power Down Reg59[8]; and Buffer Amplifier Gain Control Reg54[4:0]. Based on the buffer amplifier configuration, the registers can be set in different ways:

Configuration 1:

In this configuration, the test outputs can be monitored at CW_AMPINP/M

- Reg59[9] = 1 ;Test mode enabled
- Reg59[8] = 0 ;Buffer amplifier powered down

Configuration 2:

In this configuration, the test outputs can be monitored at CW OUTP/M

- Reg59[9] = 1 ;Test mode enabled
- Reg59[8] = 1 ;Buffer amplifier powered on
- Reg54[4:0] = 10H; Internal feedback 2K resistor enabled. Different values can be used as well




Figure 92. AFE5808A PGA Test Mode

POWER SUPPLY, GROUNDING, AND BYPASSING

In a mixed-signal system design, power supply and grounding design plays a significant role. The AFE5808A distinguishes between two different grounds: AVSS (analog ground) and DVSS (digital ground). In most cases, it should be adequate to lay out the printed circuit board (PCB) to use a single ground plane for the AFE5808A. Care should be taken that this ground plane is properly partitioned between various sections within the system to minimize interactions between analog and digital circuitry. Alternatively, the digital (DVDD) supply set consisting of the DVDD and DVSS pins can be placed on separate power and ground planes. For this configuration, the AVSS and DVSS grounds should be tied together at the power connector in a star layout. In addition, optical isolator or digital isolators, such as ISO7240, can separate the analog portion from the digital portion completely. Consequently they prevent digital noise to contaminate the analog portion. Table 17 lists the related circuit blocks for each power supply.

Table 18. Supply vs Circuit Blocks

POWER SUPPLY	GROUND	CIRCUIT BLOCKS
AVDD (3.3VA)	AVSS	LNA, attenuator, PGA with current clamp and BPF, reference circuits, CW summing amplifier, CW mixer, VCA SPI
AVDD_5V (5VA)	AVSS	LNA, CW clock circuits, reference circuits
AVDD_ADC (1.8VA)	AVSS	ADC analog and reference circuits
DVDD (1.8VD)	DVSS	LVDS and ADC SPI



All bypassing and power supplies for the AFE5808A should be referenced to their corresponding ground planes. All supply pins should be bypassed with 0.1- μ F ceramic chip capacitors (size 0603 or smaller). In order to minimize the lead and trace inductance, the capacitors should be located as close to the supply pins as possible. Where double-sided component mounting is allowed, these capacitors are best placed directly under the package. In addition, larger bipolar decoupling capacitors 2.2 to 10 μ F, effective at lower frequencies) may also be used on the main supply pins. These components can be placed on the PCB in proximity (< 0.5 inch or 12.7 mm) to the AFE5808A itself.

The AFE5808A has a number of reference supplies needed to be bypassed, such as CM_BYP, and VHIGH. These pins should be bypassed with at least 1 μ F; higher value capacitors can be used for better low-frequency noise suppression. For best results, choose low-inductance ceramic chip capacitors (size 0402, > 1 μ F) and place them as close as possible to the device pins.

High-speed mixed signal devices are sensitive to various types of noise coupling. One primary source of noise is the switching noise from the serializer and the output buffer/drivers. For the AFE5808A, care has been taken to ensure that the interaction between the analog and digital supplies within the device is kept to a minimal amount. The extent of noise coupled and transmitted from the digital and analog sections depends on the effective inductances of each of the supply and ground connections. Smaller effective inductance of the supply and ground pins leads to improved noise suppression. For this reason, multiple pins are used to connect each supply and ground sets. It is important to maintain low inductance properties throughout the design of the PCB layout by use of proper planes and layer thickness.

BOARD LAYOUT

Proper grounding and bypassing, short lead length, and the use of ground and power-supply planes are particularly important for high-frequency designs. Achieving optimum performance with a high-performance device such as the AFE5808A requires careful attention to the PCB layout to minimize the effects of board parasitics and optimize component placement. A multilayer PCB usually ensures best results and allows convenient component placement. In order to maintain proper LVDS timing, all LVDS traces should follow a controlled impedance design. In addition, all LVDS trace lengths should be equal and symmetrical; TI recommends to keep trace length variations less than 150 mil (0.150 inch or 3.81 mm).

To avoid noise coupling through supply pins, TI recommends to keep sensitive input pins, such as INM, INP, ACT pins aways from the AVDD 3.3 V and AVDD_5V planes. For example, either the traces or vias connected to these pins should NOT be routed across the AVDD 3.3 V and AVDD_5V planes, that is to avoid power planes under INM, INP, and ACT pins.

In addition, appropriate delay matching should be considered for the CW clock path, especially in systems with high channel count. For example, if clock delay is half of the 16x clock period, a phase error of 22.5°C could exist. Thus the timing delay difference among channels contributes to the beamformer accuracy.

Additional details on BGA PCB layout techniques can be found in the Texas Instruments Application Report MicroStar BGA Packaging Reference Guide (SSYZ015), which can be downloaded from www.ti.com.



REVISION HISTORY

Cł	nanges from Revision B (April 2012) to Revision C	Page
•	Added min and max columns to Absolute Maximum Ratings table	3
•	Changed pin description of CLKM_16X from "In the 1X CW clock mode, this pin becomes the quadrature-phase 1X CLKM for the CW mixer" to " in-phase 1X CLKM for the CW mixer"	4
•	Changed pin description of CLKP_16X from "In the 1X CW clock mode, this pin becomes the quadrature-phase 1X CLKP for the CW mixer" to " in-phase 1X CLKP for the CW mixer"	4
•	Changed pin description of CLKM_1X from "In the 1X CW clock mode, this pin becomes the in-phase 1X CLKP for the CW mixer" to " quadrature-phase 1X CLKP for the CW mixer"	4
•	Changed pin description of CLKP_1X from "In the 1X CW clock mode, this pin becomes the in-phase 1X CLKP for the CW mixer" to " quadrature-phase 1X CLKP for the CW mixer"	4
•	Changed CLK duty cycle from "35%~65%" to "33% to 66%"	8
•	Deleted "In the 16X operation mode, the CW operation range is limited to 8 MHz due to the 16X CLK. The maximum clock frequency for the 16X CLK is 128 MHz." in the footnote for CW Operation Range	8
•	Added "After January, 2014, that is date code after 41XXXXX, the CW Clock frequency (16X mode) can be supported up to 145 MHz and approximately 33 to 50% duty cycle based on additional test screening."	8
•	Changed 5V 1% duty cycle current from 16.5 mA to 26 mA.	9
•	Changed Input Clock to Bit Clock and deleted "(for output data and frame clock)"	22
•	Changed Input Clock to Bit Clock and deleted "(for output data and frame clock)"	22
•	Added a note "The above timing data can be applied to 12-bit or 16-bit LVDS rates"	22
•	Changed SPI pull down resistors from "100 kΩ" to "20 kΩ"	24
•	Corrected a typo in Reg0x2[15:13], i.e. changed 0x2[15:3] to 0x2[15:13]	27
•	Added Reg0x32[10] PGA_CLAMP6dB.	32
•	Added a note " 0x32[10] needs to be set as 0" in the Reg0x33[7:5] description.	32
•	Combined Reg 0x33[6:5] and 0x33[7] and added notes to PGA_CLAMP_LEVEL: "The maximum PGA output level can exceed 2Vpp with the clamp circuit enabled. In the low power and medium power modes, PGA_CLAMP is disabled for saving power if 51[7] = 0".	
	Added Note: 54[9] is only effective in CW mode.	
•	Added and reorganized Description of LNA Input Impedances Configuration	
	Added Table 10	
•	Added "The maximum PGA output level can be above 2 Vpp even with the clamp circuit enabled" in the PGA description.	
•	Changed "10 Ω " to "approximately 10- to 15- Ω " in Figure 70	
•	Updated Figure 73	
•	Updated Figure 75	
•	Added text "TI recommends that V _{CNTLM/P} noise is below 25 nV/rtHz at 1 kHz and 5 nV/rtHz at 50 kHz. In high channel count premium systems, the VCNTLM/P noise requirement is higher."	
•	Added a note "The local oscillator inputs of the passive mixer are cos(ωt) for I-CH and sin(ωt) for Q-CH "	
•	Added LMK048X into the CW clock application information section.	
•	Updated Figure 90 to include LMK devices.	
•	Updated Figure 91 to include LMK devices	
•	Added LMK048X into the ADC clock application information section.	
•	Deleted "VREF_IN" from "The AFE5808A has a number of reference supplies needed to be bypassed."	
•	Added "To avoid noise coupling through supply pins, TI recommends to keep sensitive input pins, such as INM, INP, ACT pins aways from the AVDD 3.3 V and AVDD_5V planes. For example, either the traces or vias connected to these pins should NOT be routed across the AVDD 3.3 V and AVDD_5V planes, that is to avoid power planes	
	under INM, INP, and ACT pins." in BOARD LAYOUT	66

SLOS729C -OCTOBER 2011-REVISED JANUARY 2014



Cł	nanges from Revision A (November 2011) to Revision B	Page
•	Added pin compatible device AFE5803 to the Description text	2
•	Changed the PIN FUNCTIONS Descriptions	4
•	Changed the t _{delay} Test Condiitons From: Input clock rising edge (zero cross) to frame clock rising edge (zero cross) minus half the input clock period (T). To: Input clock rising edge (zero cross) to frame clock rising edge (zero cross) minus 3/7 of the input clock period (T).	
•	Changed the CHANNEL_OFFSET_SUBSTRACTION_ENABLE: Address: 3[8] text	30
•	Added Note: 59[8] is only effective in TGC test mode.	34
•	Added Note: "In the low power and medium power modes, PGA_CLAMP is disabled for saving power if 51[7] = 0." .	
•	Changed Figure 70	43
•	Changed Figure 83	52
•	Changed the TEST MODES section	64
CI	nanges from Original (October 2011) to Revision A	Page
•	Moved footnote "Low Noise Mode/Medium Power Mode/Low Power Mode" to the test condition for Input Referred Current Noise	6
•	Changed CW signal carrier freq From 8 MHz Max To 8 MHz typical	8
•	Changed CW Clock freq, 4X CLK From 32 MHz Max To 32 MHz typical	8
•	Added footnote for CW Operation Range	8
•	Added text to the ADC Register Map section	27
•	Added text to the CW Clock Selection section	61
•	Added text to the Power Management Priority section	63



PACKAGE OPTION ADDENDUM

28-Jan-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AFE5808AZCF	ACTIVE	NFBGA	ZCF	135	160	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 85	AFE5808A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






28-Jan-2014

ZCF (R-PBGA-N135)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. This is a lead—free solder ball design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com