

# LMK00301 3-GHz 10-Output Differential Clock Buffer/Level Translator

Check for Samples: LMK00301

#### **FEATURES**

- 3:1 Input Multiplexer
  - Two Universal Inputs Operate up to 3.1 GHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks
  - One Crystal Input Accepts 10 to 40 MHz
     Crystal or Single-Ended Clock
- Two Banks with 5 Differential Outputs Each
  - LVPECL, LVDS, HCSL, or Hi-Z (Selectable Per Bank)
  - LVPECL Additive Jitter with LMK03806
     Clock Source at 156.25 MHz:
    - 20 fs RMS (10 kHz 1 MHz)
    - 51 fs RMS (12 kHz 20 MHz)
- High PSRR: -65 / -76 dBc (LVPECL/LVDS) at 156.25 MHz
- LVCMOS Output with Synchronous Enable Input
- Pin-Controlled Configuration
- V<sub>CC</sub> Core Supply: 3.3 V ± 5%
- 3 Independent V<sub>CCO</sub> Output Supplies: 3.3 V/2.5 V ± 5%
- Industrial Temperature Range: -40°C to +85°C
- 48-lead WQFN (7 mm x 7 mm)

#### TARGET APPLICATIONS


- Clock Distribution and Level Translation for ADCs, DACs, Multi-Gigabit Ethernet, XAUI, Fibre Channel, SATA/SAS, SONET/SDH, CPRI, High-Frequency Backplanes
- Switches, Routers, Line Cards, Timing Cards
- Servers, Computing, PCI Express (PCIe 3.0)
- Remote Radio Units and Baseband Units

#### DESCRIPTION

The LMK00301 is a 3-GHz, 10-output differential fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of 5 differential outputs and one LVCMOS output. Both differential output banks can be independently configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00301 operates from a 3.3 V core supply and 3 independent 3.3 V/2.5 V output supplies.

The LMK00301 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.

#### **Functional Block Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



# **Connection Diagram**




Figure 1. 48-Pin RHS0048A Package



## PIN DESCRIPTIONS(1)

Pin#	Pin Name(s)	Type	Description
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
1, 2	CLKoutA0, CLKoutA0*	0	Differential clock output A0. Output type set by CLKoutA_TYPE pins.
3, 4	CLKoutA1, CLKoutA1*	0	Differential clock output A1. Output type set by CLKoutA_TYPE pins.
5, 8	V <sub>CCOA</sub>	PWR	Power supply for Bank A Output buffers. $V_{CCOA}$ can operate from 3.3 V or 2.5 V. The $V_{CCOA}$ pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
6, 7	CLKoutA2, CLKoutA2*	0	Differential clock output A2. Output type set by CLKoutA_TYPE pins.
9, 10	CLKoutA3, CLKoutA3*	0	Differential clock output A3. Output type set by CLKoutA_TYPE pins.
11, 12	CLKoutA4, CLKoutA4*	0	Differential clock output A4. Output type set by CLKoutA_TYPE pins.
13, 18, 24, 37, 43, 48	GND	GND	Ground
14, 47	CLKoutA_TYPE0, CLKoutA_TYPE1	-	Bank A output buffer type selection pins (3)
15, 42	Vcc	PWR	Power supply for Core and Input Buffer blocks. The Vcc supply operates from 3.3 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcc pin.
16	OSCin	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
17	OSCout	0	Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock.
19, 22	CLKin_SEL0, CLKin_SEL1	I	Clock input selection pins (3)
20, 21	CLKin0, CLKin0*	-	Universal clock input 0 (differential/single-ended)
23, 39	CLKoutB_TYPE0, CLKoutB_TYPE1	1	Bank B output buffer type selection pins (3)
25, 26	CLKoutB4*, CLKoutB4	0	Differential clock output B4. Output type set by CLKoutB_TYPE pins.
27, 28	CLKoutB3*, CLKoutB3	0	Differential clock output B3. Output type set by CLKoutB_TYPE pins.
29, 32	V <sub>CCOB</sub>	PWR	Power supply for Bank B Output buffers. $V_{CCOB}$ can operate from 3.3 V or 2.5 V. The $V_{CCOB}$ pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
30, 31	CLKoutB2*, CLKoutB2	0	Differential clock output B2. Output type set by CLKoutB_TYPE pins.
33, 34	CLKoutB1*, CLKoutB1	0	Differential clock output B1. Output type set by CLKoutB_TYPE pins.
35, 36	CLKoutB0*, CLKoutB0	0	Differential clock output B0. Output type set by CLKoutB_TYPE pins.
38	NC	_	Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in Absolute Maximum Ratings.
40, 41	CLKin1*, CLKin1	1	Universal clock input 1 (differential/single-ended)
44	REFout	0	LVCMOS reference output. Enable output by pulling REFout_EN pin high.
45	V <sub>ccoc</sub>	PWR	Power supply for REFout Output buffer. $V_{CCOC}$ can operate from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
46	REFout_EN	I	REFout enable input. Enable signal is internally synchronized to selected clock input. (3)

<sup>(1)</sup> Any unused output pin should be left floating with minimum copper length (see note in Clock Outputs), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See Clock Outputs for output configuration and Termination and Use of Clock Drivers for output interface and termination techniques.

<sup>(2)</sup> The output supply voltages or pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be called V<sub>CCO</sub> in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

<sup>(3)</sup> CMOS control input with internal pull-down resistor.



## **Functional Description**

The LMK00301 is a 10-output differential clock fanout buffer with low additive jitter that can operate up to 3.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 5 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 48-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

## V<sub>CC</sub> and V<sub>CCO</sub> Power Supplies

The LMK00301 has separate 3.3 V core ( $V_{CC}$ ) and 3 independent 3.3 V/2.5 V output power supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ) supplies. Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for LVPECL ( $V_{OH}$ ,  $V_{OL}$ ) and LVCMOS ( $V_{OH}$ ) are referenced to its respective Vcco supply, while the output levels for LVDS and HCSL are relatively constant over the specified Vcco range. Refer to Power Supply and Thermal Considerations for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

#### NOTE

Care should be taken to ensure the Vcco voltages do not exceed the Vcc voltage to prevent turning-on the internal ESD protection circuitry.

## **Clock Inputs**

The input clock can be selected from CLKin0/CLKin0\*, CLKin1/CLKin1\*, or OSCin. Clock input selection is controlled using the CLKin\_SEL[1:0] inputs as shown in Table 1. Refer to Driving the Clock Inputs for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start-up and its clock will be distributed to all outputs. Refer to Crystal Interface for more information. Alternatively, OSCin may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

**Table 1. Input Selection** 

CLKin_SEL1	CLKin_SEL0	Selected Input
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	X	OSCin

Table 2 shows the output logic state vs. input state when either CLKin0/CLKin0\* or CLKin1/CLKin1\* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

Table 2. CLKin Input vs. Output States

State of Selected CLKin	State of Enabled Outputs
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high



#### **Clock Outputs**

The differential output buffer type for Bank A and Bank B outputs can be separately configured using the CLKoutA\_TYPE[1:0] and CLKoutB\_TYPE[1:0] inputs, respectively, as shown in Table 3. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, it is recommended to disable (Hi-Z) the bank to reduce power. Refer to Termination and Use of Clock Drivers for more information on output interface and termination techniques.

#### NOTE

For best soldering practices, the minimum trace length for any unused output pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

**Table 3. Differential Output Buffer Type Selection** 

CLKoutX_ TYPE1	CLKoutX_ TYPE0	CLKoutX Buffer Type (Bank A or B)
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	Disabled (Hi-Z)

#### Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the Vcco voltage. REFout can be enabled or disabled using the enable input pin, REFout EN, as shown in Table 4.

**Table 4. Reference Output Enable** 

REFout_EN	REFout State
0	Disabled (Hi-Z)
1	Enabled

The REFout\_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within 3 cycles (t<sub>EN</sub>) of the input clock after REFout\_EN is toggled high. REFout will be disabled within 3 cycles (t<sub>DIS</sub>) of the input clock after REFout\_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1  $k\Omega$  load to ground, then the output will be pulled to low when disabled.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)(3)

Parameter	Symbol	Ratings	Units
Supply Voltages	V <sub>CC</sub> , V <sub>CCO</sub>	-0.3 to 3.6	V
Input Voltage	V <sub>IN</sub>	-0.3 to (V <sub>CC</sub> + 0.3)	V
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Lead Temperature (solder 4 s)	T <sub>L</sub>	+260	°C
Junction Temperature	TJ	+150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics. The ensured specifications apply only to the test conditions listed.
- (2) This device is a high-performance integrated circuit with an ESD rating up to 2 kV Human Body Model, up to 150 V Machine Model, and up to 750 V Charged Device Model and is ESD sensitive. Handling and assembly of this device should only be done at ESD-free workstations.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature Range	T <sub>A</sub>	-40	25	85	°C
Junction Temperature	TJ			125	°C
Core Supply Voltage Range	V <sub>CC</sub>	3.15	3.3	3.45	V
Output Supply Voltage Range (1) (2)	V <sub>cco</sub>	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	V

<sup>(1)</sup> The output supply voltages or pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be called V<sub>CCO</sub> in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

#### **Package Thermal Resistance**

	<u> </u>							
Package	$\theta_{JA}$	θ <sub>JC (DAP)</sub>						
48-Lead WQFN (1)	28.5 °C/W	7.2 °C/W						

<sup>(1)</sup> Specification assumes 16 thermal vias connect the die attach pad to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. It is recommended that the maximum number of vias be used in the board layout.

<sup>(2)</sup> Vcco for any output bank should be less than or equal to Vcc (Vcco ≤ Vcc).



#### **Electrical Characteristics**

Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,

Symbol	Parameter	Condi	itions	Min	Тур	Max	Units
		Current Consu	mption (2)	•			
	Core Supply Current,	CLKinX	selected		8.5	10.5	mA
I <sub>CC_CORE</sub>	All Outputs Disabled	OSCin s	selected		10	13.5	mA
I <sub>CC_PECL</sub>	Additive Core Supply Current, Per LVPECL Bank Enabled				20	27	mA
I <sub>CC_LVDS</sub>	Additive Core Supply Current, Per LVDS Bank Enabled				26	32.5	mA
I <sub>CC_HCSL</sub>	Additive Core Supply Current, Per HCSL Bank Enabled				35	42	mA
I <sub>CC_CMOS</sub>	Additive Core Supply Current, LVCMOS Output Enabled				3.5	5.5	mA
I <sub>CCO_PECL</sub>	Additive Output Supply Current, Per LVPECL Bank Enabled	Includes Output Bank Bias and Load Currents, $R_T = 50~\Omega$ to Vcco - 2V on all outputs in bank			165	197	mA
I <sub>CCO_LVDS</sub>	Additive Output Supply Current, Per LVDS Bank Enabled				34	44.5	mA
I <sub>CCO_HCSL</sub>	Additive Output Supply Current, Per HCSL Bank Enabled	Includes Output Bank Bias and Load Currents, $R_T$ = 50 $\Omega$ on all outputs in bank			87	104	mA
1	Additive Output Supply Current, LVCMOS	200 MHz,	Vcco = 3.3 V ± 5%		9	10	mA
I <sub>CCO_CMOS</sub>	Output Enabled	C <sub>L</sub> = 5 pF	Vcco = 2.5 V ± 5%		7	8	mA
		Power Supply Ripple F	Rejection (PSRR)				
0000	Ripple-Induced		156.25 MHz		-65		ı.
PSRR <sub>PECL</sub>	Phase Spur Level <sup>(3)</sup> Differential LVPECL Output		312.5 MHz		-63		dBc
	Ripple-Induced	100 kHz, 100 m√pp	156.25 MHz		-76		1
PSRR <sub>HCSL</sub>	Phase Spur Level (3) Differential HCSL Output	Ripple Injected on Vcco, Vcco = 2.5 V	312.5 MHz		-74		dBc
	Ripple-Induced		156.25 MHz		-72		
PSRR <sub>LVDS</sub>	Phase Spur Level <sup>(3)</sup> Differential LVDS Output		312.5 MHz		-63		dBc
	CMOS Con	trol Inputs (CLKin_SELn,	CLKoutX_TYPEn, REFo	ut_EN)			
$V_{IH}$	High-Level Input Voltage			1.6		Vcc	V
$V_{IL}$	Low-Level Input Voltage			GND		0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = Vcc, Internal	pull-down resistor			50	μΑ
$I_IL$	Low-Level Input Current	V <sub>IL</sub> = 0 V, Internal	pull-down resistor	-5	0.1		μΑ

<sup>(1)</sup> The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

<sup>(2)</sup> See Power Supply and Thermal Considerations for more information on current consumption and power dissipation calculations.

<sup>(3)</sup> Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the Vcco supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [ (2 \* 10<sup>(PSRR / 20)</sup>) / (π \* f<sub>CLK</sub>) ] \* 1E12



Unless otherwise specified: Vcc = 3.3 V  $\pm$  5%, Vcco = 3.3 V  $\pm$  5%, 2.5 V  $\pm$  5%, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, CLKin driven differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T<sub>A</sub> = 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
	C	lock Inputs (CLKin0/CLKi	n0*, CLKin1/CLKin1*)				
f <sub>CLKin</sub>	Input Frequency Range (4)	Functional up Output frequency range output type (refer to LY LVCMOS outpu	and timing specified per VPECL, LVDS, HCSL,	DC		3.1	GHz
$V_{IHD}$	Differential Input High Voltage					Vcc	V
$V_{ILD}$	Differential Input Low Voltage	CLKin driven	differentially	GND			V
$V_{ID}$	Differential Input Voltage Swing <sup>(5)</sup>			0.15		1.3	V
		V <sub>ID</sub> = 1	50 mV	0.25		Vcc - 1.2	
$V_{CMD}$	Differential Input Common Mode Voltage	V <sub>ID</sub> = 3	0.25		Vcc - 1.1	V	
	Common wode voltage	V <sub>ID</sub> = 8	0.25		Vcc - 0.9		
V <sub>IH</sub>	Single-Ended Input High Voltage				Vcc	V	
V <sub>IL</sub>	Single-Ended Input Low Voltage	V <sub>ID</sub> = 800 mV  CLKinX driven single-ended (AC or DC coupled CLKinX* AC coupled to GND or externally biased within V <sub>CM</sub> range		GND			V
$V_{I\_SE}$	Single-Ended Input Voltage Swing <sup>(6)</sup>			0.3		2	Vpp
V <sub>CM</sub>	Single-Ended Input Common Mode Voltage			0.25		Vcc - 1.2	V
			f <sub>CLKin0</sub> = 100 MHz		-84		
180	Mux Isolation,	f <sub>OFFSET</sub> > 50 kHz,	f <sub>CLKin0</sub> = 200 MHz		-82		dBc
ISO <sub>MUX</sub>	CLKin0 to CLKin1	$P_{CLKinX} = 0 dBm$	f <sub>CLKin0</sub> = 500 MHz		-71		apc
			f <sub>CLKin0</sub> = 1000 MHz -65				
		Crystal Interface (O	SCin, OSCout)				
F <sub>CLK</sub>	External Clock Frequency Range <sup>(4)</sup>	OSCin driven OSCout				250	MHz
F <sub>XTAL</sub>	Crystal Frequency Range	Fundamental ESR ≤ 200 Ω ( ESR ≤ 125 Ω (3	10 to 30 MHz)	10		40	MHz
C <sub>IN</sub>	OSCin Input Capacitance				1		pF

Specification is ensured by characterization and is not tested in production.

See Differential Voltage Measurement Terminology for definition of  $V_{\text{ID}}$  and  $V_{\text{OD}}$  voltages. Parameter is specified by design, not tested in production.

The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to Crystal Interface for crystal drive level considerations.



Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
	LVPECL (	Outputs (CLKoutAn/CLKo	utAn*, CLKoutBn/CLKout	Bn*)	I.		Ш
	Maximum Output Frequency	$V_{OD} \ge 600 \text{ mV},$ $R_{I} = 100 \Omega$	$Vcco = 3.3 V \pm 5\%,$ R <sub>T</sub> = 160 Ω to GND	1.0	1.2		CH
f <sub>CLKout_</sub> FS	Full V <sub>OD</sub> Swing <sup>(8) (9)</sup>	R <sub>L</sub> = 100 Ω differential	Vcco = 2.5 V $\pm$ 5%, R <sub>T</sub> = 91 $\Omega$ to GND	0.75	1.0		GHz
f	Maximum Output Frequency	$V_{OD} \ge 400 \text{ mV},$ $R_{I} = 100 \Omega$	Vcco = $3.3 \text{ V} \pm 5\%$ , R <sub>T</sub> = $160 \Omega$ to GND	1.5	3.1		GHz
f <sub>CLKout_RS</sub>	Reduced V <sub>OD</sub> Swing (8)(9)	differential	Vcco = 2.5 V $\pm$ 5%, R <sub>T</sub> = 91 $\Omega$ to GND	1.5	2.3		GHZ
		Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		59		
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(10)</sup>	width z (10) $R_T = 160 \Omega \text{ to GND},$ $R_L = 100 \Omega$ differential $R_L = 100 \Omega$ Size $R_$	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		64		fs
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		30		
littor	Additive RMS Jitter with	Vcco = 3.3 V, $R_T = 160 \Omega$ to GND,	CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 190 fs RMS (10 kHz to 1 MHz)		20		4-
Jitter <sub>ADD</sub>	LVPECL clock source from LMK03806 (10)(11)	$\begin{array}{c} R_{T} = 160 \ \Omega \ \text{to GND}, \\ R_{L} = 100 \ \Omega \\ \text{differential} \end{array} \begin{array}{c} (10) \\ CL \\ J_{SC} \\ (12) \end{array}$	CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 195 fs RMS (12 kHz to 20 MHz)		51	fs	IS
		Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-162.5		
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(12)(13)</sup>	$R_T = 160 \Omega \text{ to GND},$ $R_L = 100 \Omega$	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-158.1		dBc/Hz
		differential	CLKin: 625 MHz, Slew rate ≥ 3 V/ns		-154.4		
DUTY	Duty Cycle (8)	50% input clo	ock duty cycle	45		55	%
V <sub>OH</sub>	Output High Voltage			Vcco - 1.2	Vcco - 0.9	Vcco - 0.7	V
V <sub>OL</sub>	Output Low Voltage	$T_A = 25 ^{\circ}\text{C},  DC$ $R_T = 50 ^{\circ}\Omega  \text{to}$	Measurement, D Vcco - 2 V	Vcco - 2.0	Vcco - 1.75	Vcco - 1.5	V
$V_{OD}$	Output Voltage Swing (14)				830	1000	mV
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(15)</sup>		orm transmission line up to		175	300	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(15)</sup>	$R_L = 100 \Omega$ differ	acteristic impedance, rential, $C_L \le 5 \text{ pF}$		175	300	ps

- (8) Specification is ensured by characterization and is not tested in production.
- (9) See Typical Performance Characteristics for output operation over frequency.
- (10) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J<sub>ADD</sub>) is calculated using Method #1: J<sub>ADD</sub> = SQRT(J<sub>OUT</sub><sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>), where J<sub>OUT</sub> is the total RMS jitter measured at the output driver and J<sub>SOURCE</sub> is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J<sub>ADD</sub> = SQRT(2\*10<sup>dBc/10</sup>) / (2\*π\*f<sub>CLK</sub>), where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10\*log<sub>10</sub>(20 MHz 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in Typical Performance Characteristics.
- (11) 156.25 MHz LVPECL clock source from LMK03806 with 20 MHz crystal reference (crystal part number: ECS-200-20-30BU-DU). Typical J<sub>SOURCE</sub> = 190 fs RMS (10 kHz to 1 MHz) and 195 fs RMS (12 kHz to 20 MHz). Refer to the LMK03806 datasheet for more information.
- (12) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (13) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (14) See Differential Voltage Measurement Terminology for definition of V<sub>ID</sub> and V<sub>OD</sub> voltages.
- (15) Parameter is specified by design, not tested in production.



Unless otherwise specified: Vcc = 3.3 V  $\pm$  5%, Vcco = 3.3 V  $\pm$  5%, 2.5 V  $\pm$  5%, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, CLKin driven differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T<sub>A</sub> = 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
	LVDS Ou	tputs (CLKoutAn/CLKou	tAn*, CLKoutBn/CLKout	Bn*)				
f <sub>CLKout_FS</sub>	Maximum Output Frequency Full V <sub>OD</sub> Swing <sup>(16)(17)</sup>		$V_{OD} \ge 250 \text{ mV},$ $R_L = 100 \Omega \text{ differential}$		1.6		GHz	
f <sub>CLKout_RS</sub>	Maximum Output Frequency Reduced V <sub>OD</sub> Swing <sup>(16)(17)</sup>	$V_{OD} \ge 200 \text{ mV},$ $R_L = 100 \Omega \text{ differential}$		1.5	2.1		GHz	
			CLKin: 100 MHz, Slew rate ≥ 3 V/ns		89			
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(18)</sup>	Vcco = $3.3 \text{ V}$ , $R_L = 100 \Omega$ differential	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		77		fs	
	1 Will 12 to 25 Will 12	$\begin{array}{c} \text{differential} \\ \hline \text{CL} \\ \text{Sle} \\ \\ \text{Vcco} = 3.3 \text{ V}, \\ \text{R}_{\text{L}} = 100 \ \Omega \\ \text{differential} \\ \hline \\ \text{CL} \\ \\ \text{Sle} \\ \\ \text{CL} \\ \\ \\ \text{CL} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	CLKin: 625 MHz, Slew rate ≥ 3 V/ns		37			
		$ \begin{array}{c} \text{Vcco} = 3.3 \text{ V}, \\ \text{R}_{L} = 100 \Omega \\ \text{differential} \end{array} $	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-159.5			
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(19)(20)</sup>		$R_{L} = 100 \Omega$ CLKIN: 156.25 MHz,			-157.0		dBc/Hz
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		-152.7			
DUTY	Duty Cycle (16)	50% input clo	ock duty cycle	45		55	%	
V <sub>OD</sub>	Output Voltage Swing (21)			250	400	450	mV	
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complementary Output States	$T_A = 2$		-50		50	mV	
Vos	Output Offset Voltage		surement, ! differential	1.125	1.25	1.375	V	
$\Delta V_{OS}$	Change in Magnitude of V <sub>OS</sub> for Complementary Output States	_		-35		35	mV	
I <sub>SA</sub> I <sub>SB</sub>	Output Short Circuit Current Single Ended	T <sub>A</sub> = 25 °C, Single ended outputs shorted to GND		-24		24	mA	
I <sub>SAB</sub>	Output Short Circuit Current Differential	Complementary outputs tied together		-12		12	mA	
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(22)</sup>		ion line up to 10 in. eristic impedance,		175	300	ps	
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(22)</sup>	$R_{L} = 100 \Omega$ $C_{L} \le$	differential, 5 pF		175	300	ps	

- (16) Specification is ensured by characterization and is not tested in production.
- (17) See Typical Performance Characteristics for output operation over frequency.

- (19) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (20) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

Product Folder Links: LMK00301

- (21) See Differential Voltage Measurement Terminology for definition of V<sub>ID</sub> and V<sub>OD</sub> voltages.
- (22) Parameter is specified by design, not tested in production.

<sup>(18)</sup> For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J<sub>ADD</sub>) is calculated using Method #1: J<sub>ADD</sub> = SQRT(J<sub>OUT</sub><sup>2</sup> -  $J_{SOURCE}^2$ ), where  $J_{OUT}$  is the total RMS jitter measured at the output driver and  $J_{SOURCE}$  is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2:  $J_{ADD} = SQRT(2*10^{dBc/10})$  / (2\*π\*f<sub>CLK</sub>), where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10\*log<sub>10</sub>(20 MHz - 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in Typical Performance Characteristics



Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,

Symbol	Parameter	Min	Тур	Max	Units					
HCSL Outputs (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)										
f <sub>CLKout</sub>	Output Frequency Range (23)	$R_L = 50 \Omega$ to $G$	SND, C <sub>L</sub> ≤ 5 pF	DC		400	MHz			
Jitter <sub>ADD_PCle</sub>	Additive RMS Phase Jitter for PCle 3.0 (23)	PCIe Gen 3, PLL BW = 2-5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 0.6 V/ns		0.03	0.15	ps			
list	Additive RMS Jitter	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77		f-			
Jitter <sub>ADD</sub>	Integration Bandwidth 1 MHz to 20 MHz <sup>(24)</sup>	$R_T = 50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		86		- fs			
Naiss Flass	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(25)(26)</sup>	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-161.3		dBc/Hz			
Noise Floor		$R_T = 50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-156.3		UBC/HZ			
DUTY	Duty Cycle (23)	50% input clo	ock duty cycle	45		55	%			
V <sub>OH</sub>	Output High Voltage	T <sub>A</sub> = 25 °C, DC	Measurement,	520	810	920	mV			
V <sub>OL</sub>	Output Low Voltage	$R_{T} = 500$	Ω to GND	-150	0.5	150	mV			
V <sub>CROSS</sub>	Absolute Crossing Voltage	$R_1 = 50 \Omega$	Ω to GND,	160	350	460	mV			
ΔV <sub>CROSS</sub>	Total Variation of V <sub>CROSS</sub>	C <sub>L</sub> ≤ 5 pF				140	mV			
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(27)(28)</sup>	250 MHz, Uniform transmission line up to 10 in.			300	500	ps			
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(27)(28)</sup>	with 50-Ω charact $R_L = 50 Ω$ $C_L ≤$		300	500	ps				

- (23) Specification is ensured by characterization and is not tested in production.
- (24) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J<sub>ADD</sub>) is calculated using Method #1: J<sub>ADD</sub> = SQRT(J<sub>OUT</sub><sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>), where J<sub>OUT</sub> is the total RMS jitter measured at the output driver and J<sub>SOURCE</sub> is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J<sub>ADD</sub> = SQRT(2\*10<sup>dBc/10</sup>) / (2\*π\*f<sub>CLK</sub>), where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10\*log<sub>10</sub>(20 MHz 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in Typical Performance Characteristics.
- (25) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (26) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (27) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.
- (28) Parameter is specified by design, not tested in production.



Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,  $V_A = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units		
LVCMOS Output (REFout)									
f <sub>CLKout</sub>	Output Frequency Range (29)	DC		250	MHz				
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(30)</sup>	$Vcco = 3.3 \text{ V},$ $C_{L} \le 5 \text{ pF}$			95		fs		
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(31)(32)</sup>	$Vcco = 3.3 \text{ V},$ $C_L \le 5 \text{ pF}$	100 MHz, Input Slew rate ≥ 3 V/ns		-159.3		dBc/Hz		
DUTY	Duty Cycle (29)	50% input o	clock duty cycle	45		55	%		
$V_{OH}$	Output High Voltage	1 m	Vcco - 0.1			V			
V <sub>OL</sub>	Output Low Voltage					0.1	V		
1	Output High Current		Vcco = 3.3 V		28		mA		
I <sub>OH</sub>	(Source)	Vo = Vcco / 2	Vcco = 2.5 V		20		IIIA		
ı	Output Low Current (Sink)	VO = VCCO / 2	Vcco = 3.3 V		28		mA		
I <sub>OL</sub>	Output Low Current (Sink)		Vcco = 2.5 V		20		IIIA		
$t_R$	Output Rise Time 20% to 80% (33)(34)	250 MHz, Uniform transmission line up to 10 in. with 50- $\Omega$ characteristic impedance, R <sub>L</sub> = 50 $\Omega$ to GND, C <sub>L</sub> $\leq$ 5 pF			225	400	ps		
t <sub>F</sub>	Output Fall Time 80% to 20% (33)(34)				225	400	ps		
t <sub>EN</sub>	Output Enable Time (35)	C <sub>L</sub> ≤ 5 pF				3	cycles		
t <sub>DIS</sub>	Output Disable Time (35)					3	cycles		

- (29) Specification is ensured by characterization and is not tested in production.
- (30) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J<sub>ADD</sub>) is calculated using Method #1: J<sub>ADD</sub> = SQRT(J<sub>OUT</sub><sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>), where J<sub>OUT</sub> is the total RMS jitter measured at the output driver and J<sub>SOURCE</sub> is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J<sub>ADD</sub> = SQRT(2\*10<sup>dBc/10</sup>) / (2\*π\*f<sub>CLK</sub>), where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10\*log<sub>10</sub>(20 MHz 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in Typical Performance Characteristics.
- (31) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (32) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (33) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.
- (34) Parameter is specified by design, not tested in production.
- (35) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout\_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout\_EN is pulled low. The REFout\_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.



Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,

Symbol	Parameter	Condi	Min	Тур	Max	Units	
		Propagation Delay ar	d Output Skew				
t <sub>PD_PECL</sub>	Propagation Delay CLKin-to-LVPECL <sup>(36)</sup>	$R_{T} = 160 \Omega$ $R_{L} = 100 \Omega$ $C_{L} \le$	180	360	540	ps	
t <sub>PD_LVDS</sub>	Propagation Delay CLKin-to-LVDS <sup>(36)</sup>	$R_{L} = 100 \ \Omega$ $C_{L} \le$	200	400	600	ps	
t <sub>PD_HCSL</sub>	Propagation Delay CLKin-to-HCSL (37)(36)	R <sub>T</sub> = 50 Ω C <sub>L</sub> ≤	295	590	885	ps	
	Propagation Delay CLKin-to-LVCMOS (36)(37)	0 < 5 n 5	Vcco = 3.3 V	900	1475	2300	
t <sub>PD_CMOS</sub>	CLKin-to-LVCMOS (36)(37)	C <sub>L</sub> ≤ 5 pF	Vcco = 2.5 V	1000 1550		2700	ps
t <sub>SK(O)</sub>	Output Skew LVPECL/LVDS/HCSL (37) (38) (39)	Skew specified between a		30	50	ps	
t <sub>SK(PP)</sub>	Part-to-Part Output Skew LVPECL/LVDS/HCSL (36) (37) (39)	same buffer type. Load of are the same as propaga		80	120	ps	

<sup>(36)</sup> Parameter is specified by design, not tested in production.

<sup>(37)</sup> AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.

<sup>(38)</sup> Specification is ensured by characterization and is not tested in production.

<sup>(39)</sup> Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.



#### Measurement Definitions

## **Differential Voltage Measurement Terminology**

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{OD}$  as described in the first description.

Figure 2 illustrates the two different definitions side-by-side for inputs and Figure 3 illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  (or  $V_{OD}$ ) definition show the DC levels,  $V_{IH}$  and  $V_{OL}$  (or  $V_{OH}$  and  $V_{OL}$ ), that the non-inverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V<sub>ID</sub> and V<sub>OD</sub> are often defined as volts (V) and V<sub>SS</sub> is often defined as volts peak-to-peak (V<sub>PP</sub>).




Figure 2. Two Different Definitions for Differential Input Signals




Figure 3. Two Different Definitions for Differential Output Signals

Refer to Application Note AN-912 (literature number SNLA036), Common Data Transmission Parameters and their Definitions, for more information.



# **Typical Performance Characteristics**

Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 ^{\circ}\text{C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ .





Figure 4.



0.3 0.2 OUTPUT SWING (V) 0.1 0.0

LVPECL Output Swing @ 1.5 GHz

TIME (ns) Figure 8.

0.50

0.75

1.00





Figure 5.






Figure 9.

Submit Documentation Feedback

0.25

0.4

-0.1 -0.2


-0.3 -0.4

0.00




# **Typical Performance Characteristics (continued)**

Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V, T<sub>A</sub> = 25 °C, CLKin driven differentially, input slew rate ≥ 3 V/ns.



#### Noise Floor vs. CLKin Slew Rate @ 100 MHz



#### Noise Floor vs. CLKin Slew Rate @ 625 MHz




Figure 14.

## LVCMOS Output Swing @ 250 MHz





Figure 11.

#### Noise Floor vs. CLKin Slew Rate @ 156.25 MHz



RMS Jitter vs. CLKin Slew Rate @ 100 MHz




Figure 15.



## Typical Performance Characteristics (continued)

Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V, T<sub>A</sub> = 25 °C, CLKin driven differentially, input slew rate ≥ 3 V/ns. RMS Jitter vs. CLKin Slew Rate @ 156.25 MHz RMS Jitter vs. CLKin Slew Rate @ 625 MHz





Figure 16.

#### PSRR vs. Ripple Frequency @ 156.25 MHz



rigure 16.




Figure 20.





Figure 17.

#### PSRR vs. Ripple Frequency @ 312.5 MHz



•






Figure 21.



# **Typical Performance Characteristics (continued)**

Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ .




Figure 22.






Figure 23.





LVDS Phase Noise in Crystal Mode




Figure 25.

- (1) The typical RMS jitter values in the plots show the total output RMS jitter ( $J_{OUT}$ ) for each output buffer type and the source clock RMS jitter ( $J_{SOURCE}$ ). From these values, the Additive RMS Jitter can be calculated as:  $J_{ADD} = SQRT(J_{OUT}^2 J_{SOURCE}^2)$ .
- (2) 20 MHz crystal characteristics: Abracon ABL series, AT cut,  $C_L$  = 18 pF ,  $C_0$  = 4.4 pF measured (7 pF max), ESR = 8.5  $\Omega$  measured (40  $\Omega$  max), and Drive Level = 1 mW max (100  $\mu$ W typical).
- (3) 40 MHz crystal characteristics: Abracon ABLS2 series, AT cut,  $C_L = 18 \text{ pF}$ ,  $C_0 = 5 \text{ pF}$  measured (7 pF max), ESR =  $5 \Omega$  measured (40  $\Omega$  max), and Drive Level = 1 mW max (100  $\mu$ W typical).



#### APPLICATION INFORMATION

## **Driving the Clock Inputs**

The LMK00301 has two universal inputs (CLKin0/CLKin0\* and CLKin1/CLKin1\*) that can accept AC- or DC-coupled 3.3V/2.5V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in Electrical Characteristics. The device can accept a wide range of signals due to its wide input common mode voltage range ( $V_{CM}$ ) and input voltage swing ( $V_{ID}$ ) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the  $V_{CM}$  range. Refer to Termination and Use of Clock Drivers for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in Typical Performance Characteristics.

While it is recommended to drive the CLKin/CLKin\* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the Single-Ended Input specifications for CLKin pins listed in the Electrical Characteristics. For large single-ended input signals, such as 3.3V or 2.5V LVCMOS, a 50  $\Omega$  load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in Figure 26. The output impedance of the LVCMOS driver plus Rs should be close to 50  $\Omega$  to match the characteristic impedance of the transmission line and load termination.




Figure 26. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC coupled to CLKinX as shown in Figure 27. A 50- $\Omega$  load resistor should be placed near the CLKinX input for signal attenuation and line termination. Because half of the single-ended swing of the driver (V<sub>O,PP</sub> / 2) drives CLKinX, CLKinX\* should be externally biased to the midpoint voltage of the attenuated input swing ((V<sub>O,PP</sub> / 2) × 0.5). The external bias voltage should be within the specified input common voltage (V<sub>CM</sub>) range. This can be achieved using external biasing resistors in the k $\Omega$  range (R<sub>B1</sub> and R<sub>B2</sub>) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 27. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing



If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 28. The input clock should be AC coupled to the OSCin pin, which has an internallygenerated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either universal input (CLKinX) since it offers higher operating frequency, better common mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 28. Driving OSCin with a Single-Ended Input

#### **Crystal Interface**

The LMK00301 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 29.




Figure 29. Crystal Interface

The load capacitance ( $C_L$ ) is specific to the crystal, but usually on the order of 18 - 20 pF. While  $C_L$  is specified for the crystal, the OSCin input capacitance (C<sub>IN</sub> = 1 pF typical) of the device and PCB stray capacitance (C<sub>STRAY</sub> ~ 1~3 pF) can affect the discrete load capacitor values, C<sub>1</sub> and C<sub>2</sub>.

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$
(1)

Typically,  $C_1 = C_2$  for optimum symmetry, so Equation 1 can be rewritten in terms of  $C_1$  only:

$$C_{L} = C_{1}^{2} / (2 * C_{1}) + C_{IN} + C_{STRAY}$$
(2)

Finally, solve for C<sub>1</sub>:

$$C_1 = (C_L - C_{IN} - C_{STRAY})^* 2$$
 (3)

Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal, PXTAL, can be computed by:

$$P_{XTAL} = I_{RMS}^2 * R_{ESR}^* (1 + C_0/C_L)^2$$

where

- I<sub>RMS</sub> is the RMS current through the crystal.
- R<sub>ESR</sub> is the max. equivalent series resistance specified for the crystal
- C<sub>L</sub> is the load capacitance specified for the crystal
- C<sub>0</sub> is the min. shunt capacitance specified for the crystal

(4)



I<sub>RMS</sub> can be measured using a current probe (e.g. Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in Figure 29, an external resistor,  $R_{LIM}$ , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with  $R_{LIM}$  shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with  $R_{LIM}$  shorted, then a zero value for  $R_{LIM}$  can be used. As a starting point, a suggested value for  $R_{LIM}$  is 1.5 k $\Omega$ .

#### **Termination and Use of Clock Drivers**

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
  - LVDS outputs are current drivers and require a closed current loop.
  - HCSL drivers are switched current outputs and require a DC path to ground via 50 Ω termination.
  - LVPECL outputs are open emitter and require a DC path to ground.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage)
  for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage
  level; in this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with a LVDS or LVPECL driver as long as the above guidelines are followed. Check the datasheet of the receiver or input being driven to determine the best termination and coupling method to be sure the receiver is biased at the optimum DC voltage (common mode voltage).

#### **Termination for DC Coupled Differential Operation**

For DC coupled operation of an LVDS driver, terminate with 100  $\Omega$  as close as possible to the LVDS receiver as shown in Figure 30.




Figure 30. Differential LVDS Operation, DC Coupling, No Biasing by the Receiver

For DC coupled operation of an HCSL driver, terminate with 50  $\Omega$  to ground near the driver output as shown in Figure 31. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50  $\Omega$  termination resistors.




Figure 31. HCSL Operation, DC Coupling



For DC coupled operation of an LVPECL driver, terminate with 50  $\Omega$  to Vcco - 2 V as shown in Figure 32. Alternatively terminate with a Thevenin equivalent circuit as shown in Figure 33 for Vcco (output driver supply voltage) = 3.3 V and 2.5 V. In the Thevenin equivalent circuit, the resistor dividers set the output termination voltage ( $V_{TT}$ ) to Vcco - 2 V.




Figure 32. Differential LVPECL Operation, DC Coupling




Figure 33. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent

#### **Termination for AC Coupled Differential Operation**

AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.


When driving differential receivers with an LVDS driver, the signal may be AC coupled by adding DC blocking capacitors; however the proper DC bias point needs to be established at both the driver side and the receiver side. The recommended termination scheme depends on whether the differential receiver has integrated termination resistors or not.

When driving a differential receiver without internal 100  $\Omega$  differential termination, the AC coupling capacitors should be placed between the load termination resistor and the receiver to allow a DC path for proper biasing of the LVDS driver. This is shown in Figure 34(a.) The load termination resistor and AC coupling capacitors should be placed as close as possible to the receiver inputs to minimize stub length. The receiver can be biased internally or externally to a reference voltage within the receiver's common mode input range through resistors in the kilo-ohm range.




When driving a differential receiver with internal 100  $\Omega$  differential termination, a source termination resistor should be placed before the AC coupling capacitors for proper DC biasing of the driver as shown in Figure 34(b.) However, with a 100  $\Omega$  resistor at the source and the load (i.e. double terminated), the equivalent resistance seen by the LVDS driver is 50  $\Omega$  which causes the effective signal swing at the input to be reduced by half. If a self-terminated receiver requires input swing greater than 250 mVpp (differential) as well as AC coupling to its inputs, then the LVDS driver with the double-terminated arrangement in Figure 34(b.) may not meet the minimum input swing requirement; alternatively, the LVPECL or HCSL output driver format with AC coupling is recommended to meet the minimum input swing required by the self-terminated receiver.

When using AC coupling with LVDS outputs, there may be a startup delay observed in the clock output due to capacitor charging. The examples in Figure 34 use 0.1 µF capacitors, but this value may be adjusted to meet the startup requirements for the particular application.



(a) LVDS DC termination with AC coupling at load



(b) LVDS DC termination with AC coupling at source and internal termination at load. Double termination at source and load will reduce swing by half.

Figure 34. Differential LVDS Operation with AC Coupling to Receivers (a.) Without Internal 100  $\Omega$  Termination (b.) With Internal 100  $\Omega$  Termination

LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use 160  $\Omega$  emitter resistors (or 91  $\Omega$  for Vcco = 2.5 V) close to the LVPECL driver to provide a DC path to ground as shown in Figure 38. For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage (common mode voltage) for LVPECL receivers is 2 V. Alternatively, a Thevenin equivalent circuit forms a valid termination as shown in Figure 35 for Vcco = 3.3 V and 2.5 V. Note: this Thevenin circuit is different from the DC coupled example in Figure 33, since the voltage divider is setting the input common mode voltage of the receiver.

Submit Documentation Feedback
Product Folder Links: LMK00301






Figure 35. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent

#### **Termination for Single-Ended Operation**

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mV p-p signals. When DC coupling one of the LMK00301 LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminate the unused driver. When DC coupling on of the LMK00301 LVPECL drivers, the termination should be 50  $\Omega$  to Vcco - 2 V as shown in Figure 36. The Thevenin equivalent circuit is also a valid termination as shown in Figure 37 for Vcco = 3.3 V.




Figure 36. Single-Ended LVPECL Operation, DC Coupling




Figure 37. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent



When AC coupling an LVPECL driver use a 160  $\Omega$  emitter resistor (or 91  $\Omega$  for Vcco = 2.5 V) to provide a DC path to ground and ensure a 50  $\Omega$  termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL receivers is 2 V. If the companion driver is not used, it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and proper operation. The internal 50  $\Omega$ termination the test equipment correctly terminates the LVPECL driver being measured as shown in Figure 38. When using only one LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminated the unused driver.




Figure 38. Single-Ended LVPECL Operation, AC Coupling

## **Power Supply and Thermal Considerations**

## **Current Consumption and Power Dissipation Calculations**

The current consumption values specified in Electrical Characteristics can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V<sub>CC</sub> core supply current (I<sub>CC TOTAL</sub>) can be calculated using Equation 5:

I<sub>CC\_TOTAL</sub> = I<sub>CC\_CORE</sub> + I<sub>CC\_BANK\_A</sub> + I<sub>CC\_BANK\_B</sub> + I<sub>CC\_CMOS</sub>

## where

- I<sub>CC CORE</sub> is the current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I<sub>CC BANK A</sub> is the current for Bank A and depends on output type (I<sub>CC PECL</sub>, I<sub>CC LVDS</sub>, I<sub>CC HCSL</sub>, or 0 mA if disabled).
- $I_{CC\_BANK\_B}$  is the current for Bank B and depends on output type ( $I_{CC\_PECL}$ ,  $I_{CC\_LVDS}$ ,  $I_{CC\_HCSL}$ , or 0 mA if
- $I_{\text{CC CMOS}}$  is the current for the LVCMOS output (or 0 mA if REFout is disabled). (5)

Since the output supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ) can be powered from 3 independent voltages, the respective output supply currents ( $I_{CCO\_BANK\_A}$ ,  $I_{CCO\_BANK\_B}$ ,  $I_{CCO\_CMOS}$ ) should be calculated separately.

I<sub>CCO BANK</sub> for either Bank A or B can be directly taken from the corresponding output supply current specification (I<sub>CCO\_PECL</sub>, I<sub>CCO\_LVDS</sub>, or I<sub>CCO\_HCSL</sub>) provided the output loading matches the specified conditions. Otherwise, I<sub>CCO BANK</sub> should be calculated as follows:

 $I_{CCO\_BANK} = I_{BANK\_BIAS} + (N * I_{OUT\_LOAD})$ 

#### where

- I<sub>BANK BIAS</sub> is the output bank bias current (fixed value).
- I<sub>OUT LOAD</sub> is the DC load current per loaded output pair.
- N is the number of loaded output pairs in the bank (N = 0 to 5).

(6)

Table 5 shows the typical I<sub>BANK BIAS</sub> values and I<sub>OUT LOAD</sub> expressions for the 3 differential output types.



For LVPECL, it is possible to use a larger termination resistor ( $R_T$ ) to ground instead of terminating with 50  $\Omega$  to  $V_{TT} = Vcco$  - 2 V; this technique is commonly used to eliminate the extra termination voltage supply ( $V_{TT}$ ) and potentially reduce device power dissipation at the expense of lower output swing. For example, when Vcco is 3.3 V, a  $R_T$  value of 160  $\Omega$  to ground will eliminate the 1.3 V termination supply without sacrificing much output swing. In this case, the typical  $I_{OUT\_LOAD}$  is 25 mA, so  $I_{CCO\_PECL}$  for a fully-loaded bank reduces to 158 mA (vs. 165 mA with 50  $\Omega$  resistors to Vcco - 2 V).

Table 5. Typical Output Bank Bias and Load Currents

Current Parameter	LVPECL	LVDS	HCSL	
I <sub>BANK_BIAS</sub>	33 mA	34 mA	6 mA	
I <sub>OUT_LOAD</sub>	$(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T$	0 mA (No DC load current)	V <sub>OH</sub> /R <sub>T</sub>	

Once the current consumption is calculated or known for each supply, the total power dissipation ( $P_{TOTAL}$ ) can be calculated as:

$$P_{\text{TOTAL}} = (V_{\text{CC}}^*|_{\text{CC}_{\text{TOTAL}}}) + (V_{\text{CCOA}}^*|_{\text{CCO}_{\text{BANK},A}}) + (V_{\text{CCOB}}^*|_{\text{CCO}_{\text{BANK},B}}) + (V_{\text{CCOC}}^*|_{\text{CCO}_{\text{CMOS}}})$$
(7)

If the device configuration has LVPECL or HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors ( $P_{RT\_PECL}$  and  $P_{RT\_HCSL}$ ) and in any termination voltages ( $P_{VTT}$ ). The external power dissipation values can be calculated as follows:

$$P_{RT\_PECL} \text{ (per LVPECL pair)} = (V_{OH} - V_{TT})^2 / R_T + (V_{OL} - V_{TT})^2 / R_T$$
(8)

$$P_{VTT\_PECL} (per LVPECL pair) = V_{TT} * [(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T]$$
(9)

$$P_{RT\_HCSL} (per HCSL pair) = V_{OH}^2 / R_T$$
 (10)

Finally, the IC power dissipation ( $P_{DEVICE}$ ) can be computed by subtracting the external power dissipation values from  $P_{TOTAL}$  as follows:

where

- N<sub>1</sub> is the number of LVPECL output pairs with termination resistors to V<sub>TT</sub> (usually Vcco 2 V or GND).
- N<sub>2</sub> is the number of HCSL output pairs with termination resistors to GND.

#### Power Dissipation Example #1: Separate Vcc and Vcco Supplies with Unused Outputs

This example shows how to calculate IC power dissipation for a configuration with separate  $V_{CC}$  and  $V_{CCO}$  supplies and unused outputs. Because some outputs are not used, the  $I_{CCO\_PECL}$  value specified in Electrical Characteristics cannot be used directly, and output bank current ( $I_{CCO\_BANK}$ ) should be calculated to accurately estimate the IC power dissipation.

- $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCOA} = 3.3 \text{ V}$ ,  $V_{CCOB} = 2.5 \text{ V}$ . Typical  $I_{CC}$  and  $I_{CCO}$  values.
- CLKin0/CLKin0\* input is selected.
- Bank A is configured for LVPECL: 4 pairs used with R<sub>T</sub> = 50 Ω to V<sub>T</sub> = Vcco 2 V (1 pair unused).
- Bank B is configured for LVDS: 3 pairs used with  $R_1 = 100 \Omega$  differential (2 pairs unused).
- · REFout is disabled.
- T<sub>A</sub> = 85 °C

Using the current and power calculations from the previous section, we can compute P<sub>TOTAL</sub> and P<sub>DEVICE</sub>.

- From Equation 5: I<sub>CC TOTAL</sub> = 8.5 mA + 20 mA + 26 mA + 0 mA = 54.5 mA
- From Table 5:  $I_{OUT\ LOAD}$  (LVPECL) = (1.6 V 0.5 V)/50  $\Omega$  + (0.75 V 0.5 V)/50  $\Omega$  = 27 mA
- From Equation 6: I<sub>CCO BANK A</sub> = 33 mA + (4 \* 27 mA) = 141 mA
- From Equation 7: P<sub>TOTAL</sub> = (3.3 V \* 54.5 mA) + (3.3 V \* 141 mA) + (2.5 V \* 34 mA)] = 730 mW
- From Equation 8:  $P_{RT\_PECL} = ((2.4 \text{ V} 1.3 \text{ V})^2/50 \Omega) + ((1.55 \text{ V} 1.3 \text{ V})^2/50 \Omega) = 25.5 \text{ mW}$  (per output pair)
- From Equation 9:  $P_{VTT\_PECL} = 0.5 \text{ V} * [ ((2.4 \text{ V} 1.3 \text{ V}) / 50 \Omega) + ((1.55 \text{ V} 1.3 \text{ V}) / 50 \Omega) ] = 13.5 \text{ mW (per output pair)}$
- From Equation 10: P<sub>RT HCSL</sub> = 0 mW (no HCSL outputs)
- From Equation 11: P<sub>DEVICE</sub> = 730 mW (4 \* (25.5 mW + 13.5 mW)) 0 mW = 574 mW



In this example, the IC device will dissipate about 574 mW or 79% of the total power (730 mW), while the remaining 21% will be dissipated in the emitter resistors (102 mW for 4 pairs) and termination voltage (54 mW into Vcco - 2 V).

Based on the thermal resistance junction-to-case ( $\theta_{JA}$ ) of 28.5 °C/W, the estimated die junction temperature would be about 16.4 °C above ambient, or 101.4 °C when  $T_A = 85$  °C.

#### Power Dissipation Example #2: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate **worst-case power dissipation**. In this case, the maximum supply voltage and supply current values specified in Electrical Characteristics are used.

- Max V<sub>CC</sub> = V<sub>CCO</sub> = 3.465 V. Max I<sub>CC</sub> and I<sub>CCO</sub> values.
- CLKin0/CLKin0\* input is selected.
- Banks A and B are configured for LVPECL: all outputs terminated with 50 Ω to V<sub>T</sub> = Vcco 2 V.
- REFout is enabled with 5 pF load.
- T<sub>A</sub> = 85 °C

Using the *maximum* supply current and power calculations from the previous section, we can compute  $P_{TOTAL}$  and  $P_{DEVICE}$ .

- From Equation 5: I<sub>CC TOTAL</sub> = 10.5 mA + 27 mA + 27 mA + 5.5 mA = 70 mA
- From I<sub>CCO PECL</sub> max spec: I<sub>CCO\_BANK\_A</sub> = I<sub>CCO\_BANK\_B</sub> = 197 mA
- From Equation 7: P<sub>TOTAL</sub> = 3.465 V \* (70 mA + 197 mA + 197 mA + 10 mA) = 1642.4 mW
- From Equation 8:  $P_{RT PECL} = ((2.57 \text{ V} 1.47 \text{ V})^2/50 \Omega) + ((1.72 \text{ V} 1.47 \text{ V})^2/50 \Omega) = 25.5 \text{ mW}$  (per output pair)
- From Equation 9:  $P_{VTT\_PECL} = 1.47 \text{ V} * [ ((2.57 \text{ V} 1.47 \text{ V}) / 50 \Omega) + ((1.72 \text{ V} 1.47 \text{ V}) / 50 \Omega) ] = 39.5 \text{ mW}$  (per output pair)
- From Equation 10: P<sub>RT HCSL</sub> = 0 mW (no HCSL outputs)
- From Equation 11: P<sub>DEVICE</sub> = 1642.4 mW (10 \* (25.5 mW + 39.5 mW)) 0 mW = 992.4 mW

In this worst-case example, the IC device will dissipate about 992.4 mW or 60% of the total power (1642.4 mW), while the remaining 40% will be dissipated in the LVPECL emitter resistors (255 mW for 10 pairs) and termination voltage (395 mW into Vcco - 2 V).

Based on  $\theta_{JA}$  of 28.5 °C/W, the estimated die junction temperature would be about 28.3 °C above ambient, or 113.3 °C when  $T_A = 85$  °C.

#### **Power Supply Bypassing**

The Vcc and Vcco power supplies should have a high-frequency bypass capacitor, such as 0.1 uF or 0.01 uF, placed very close to each supply pin. 1 uF to 10 uF decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

#### **Power Supply Ripple Rejection**

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, etc. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00301, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00301, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the Vcco supply. The PSRR test setup is shown in Figure 39.






Figure 39. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the Vcco supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the Vcco pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on Vcco = 2.5 V
- · Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) = 
$$[(2*10^{(PSRR / 20)}) / (\pi^*f_{CLK})] * 10^{12}$$
 (12)

The "PSRR vs. Ripple Frequency" plots in Typical Performance Characteristics show the ripple-induced phase spur levels for the differential output types at 156.25 MHz and 312.5 MHz. The LMK00301 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range for all differential output types. The phase spur levels for LVPECL are below -64 dBc at 156.25 MHz and below -62 dBc at 312.5 MHz. Using Equation 12, these phase spur levels translate to Deterministic Jitter values of 2.57 ps pk-pk at 156.25 MHz and 1.62 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for Vcco = 3.3 V under the same ripple amplitude and frequency conditions.

## **Thermal Management**

Power dissipation in the LMK00301 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power dissipation times  $\theta_{JA}$  should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 40. More information on soldering WQFN packages can be obtained at: http://www.ti.com/packaging.






Figure 40. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 40 should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.



# **REVISION HISTORY**

Cł	hanges from Revision F (February 2013) to Revision G	Page
•	Changed <i>Target Applications</i> by adding additional applications to the second and third bullets, and removing High-Speed and Serial Interfaces from first bullet.	1
•	Changed V <sub>CM</sub> text to condition for V <sub>IH</sub> to V <sub>CM</sub> parameters	8
•	Deleted V <sub>IH</sub> min value from Electrical Characteristics Table.	8
•	Deleted V <sub>IL</sub> max value from Electrical Characteristics table.	8
•	Added V <sub>I_SE</sub> parameter and spec limits with corresponding table note to Electrical Characteristics Table	8
•	Changed third paragraph in <i>Driving the Clock Inputs</i> section to include CLKin* and LVCMOS text. Revised to better correspond with information in Electrical Characteristics Table.	
•	Changed bypass cap text to signal attenuation text of the fourth paragraph in Driving the Clock Inputs section	19
•	Changed Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing image with revised graphic	19
•	Added text to second paragraph of <i>Termination for AC Coupled Differential Operation</i> to explain graphic update to <i>Differential LVDS Operation with AC Coupling to Receivers</i>	23
•	Changed graphic for Differential LVDS Operation, AC Coupling, No Biasing by the Receiver and updated caption	23



# PACKAGE OPTION ADDENDUM

5-Feb-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00301SQ/NOPB	ACTIVE	WQFN	RHS	48	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	LMK00301	Samples
LMK00301SQE/NOPB	ACTIVE	WQFN	RHS	48	250	Green (RoHS & no Sb/Br)	CU SN   Call TI	Level-3-260C-168 HR	-40 to 85	LMK00301	Samples
LMK00301SQX/NOPB	ACTIVE	WQFN	RHS	48	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	LMK00301	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

5-Feb-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00301SQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK00301SQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

www.ti.com 13-May-2013



\*All dimensions are nominal

ı								
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	LMK00301SQ/NOPB	WQFN	RHS	48	1000	367.0	367.0	38.0
	LMK00301SQE/NOPB	WQFN	RHS	48	250	213.0	191.0	55.0
	LMK00301SQX/NOPB	WQFN	RHS	48	2500	367.0	367.0	38.0



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com