

General Description

The MAX5510/MAX5511 are single, 8-bit, ultra-lowpower, voltage-output, digital-to-analog converters (DACs) offering rail-to-rail buffered voltage outputs. The DACs operate from a 1.8V to 5.5V supply and consume less than 6µA, making them desirable for low-power and low-voltage applications. A shutdown mode reduces overall current, including the reference input current, to just 0.18µA. The MAX5510/MAX5511 use a 3-wire serial interface that is compatible with SPI™, QSPI™, and MICROWIRE™.

At power-up, the MAX5510/MAX5511 outputs are driven to zero scale, providing additional safety for applications that drive valves or for other transducers that must be off during power-up. The zero-scale outputs enable glitch-free power-up.

The MAX5510 accepts an external reference input. The MAX5511 contains an internal reference and provides an external reference output. Both devices have forcesense-configured output buffers.

The MAX5510/MAX5511 are available in a 4mm x 4mm x 0.8mm, 12-pin, thin QFN package and are guaranteed over the extended -40°C to +85°C temperature range.

For 12-bit compatible devices, refer to the MAX5530/ MAX5531 data sheet. For 10-bit compatible devices, refer to the MAX5520/MAX5521 data sheet.

Applications

Portable Battery-Powered Devices

Instrumentation

Automatic Trimming and Calibration in Factory or Field

Programmable Voltage and Current Sources

Industrial Process Control and Remote Industrial Devices

Remote Data Conversion and Monitoring

Chemical Sensor Cell Bias for Gas Monitors

Programmable Liquid Crystal Display (LCD) Bias

Selector Guide

PART	REFERENCE	TOP MARK
MAX5510ETC	External	AACO
MAX5511ETC	Internal	AACP

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

Features


- ♦ Single +1.8V to +5.5V Supply
- ♦ Ultra-Low 6µA Supply Current
- ♦ Shutdown Mode Reduces Supply Current to 0.18µA (max)
- ♦ Small 4mm x 4mm x 0.8mm Thin QFN Package
- ♦ Flexible Force-Sense-Configured Rail-to-Rail **Output Buffers**
- ♦ Internal Reference Sources 8mA of Current (MAX5511)
- ♦ Fast 16MHz 3-Wire SPI-/QSPI-/MICROWIRE-**Compatible Serial Interface**
- **♦ TTL- and CMOS-Compatible Digital Inputs** with Hysteresis
- ♦ Glitch-Free Outputs During Power-Up

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5510ETC	-40°C to +85°C	12 Thin QFN-EP*	T1244-4
MAX5511ETC	-40°C to +85°C	12 Thin QFN-EP*	T1244-4

*EP = Exposed paddle (internally connected to GND).

Pin Configuration



ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +1.8V \text{ to } +5.5V, \text{ OUT unloaded, } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY (MAX5510 E	XTERNAL F	REFERENCE)				
Resolution	N		8			Bits
Integral Nonlinearity (Note 1)	INL	$V_{DD} = 5V, V_{REF} = 4.096V$		±0.25	±1	LSB
Integral Normineanty (Note 1)	1111	$V_{DD} = 1.8V, V_{REF} = 1.024V$		±0.25	±1	LOD
Differential Newlinearity (Nets 4)	DNL	Guaranteed monotonic, VDD = 5V, VREF = 4.096V		±0.2	±1	- LSB
Differential Nonlinearity (Note 1)	DINL	Guaranteed monotonic, VDD = 1.8V, VREF = 1.024V		±0.2	±1	LOD
Offeet Error (Note 2)	Voo	$V_{DD} = 5V, V_{REF} = 4.096V$		±1	±20	mV
Offset Error (Note 2)	Vos	V _{DD} = 1.8V, V _{REF} = 1.024V		±1	±20	IIIV
Offset-Error Temperature Drift				±2		μV/°C
Caia France (Nata 2)	GE	V _{DD} = 5V, V _{REF} = 4.096V		±0.5	±1	LSB
Gain Error (Note 3)	GE	V _{DD} = 1.8V, V _{REF} = 1.024V		±0.5	±1	LSB
Gain-Error Temperature Coefficient				±4		ppm/°C
Power-Supply Rejection Ratio	PSRR	1.8V ≤ V _{DD} ≤ 5.5V		85		dB
STATIC ACCURACY (MAX5511 I	NTERNAL R	EFERENCE)				
Resolution	N		8			Bits
Integral Nonlinearity (Note 1)	INL	$V_{DD} = 5V$, $V_{REF} = 3.9V$		±0.25	±1	LSB
Integral Normheanty (Note 1)	IINL	$V_{DD} = 1.8V, V_{REF} = 1.2V$		±0.25	±1	LSB
Differential Newlinearity (Nets 4)	DNII	Guaranteed monotonic, VDD = 5V, VREF = 3.9V		±0.2	±1	LOD
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic, VDD = 1.8V, VREF = 1.2V		±0.2	±1	- LSB
0" 15 (N 1 0)		V _{DD} = 5V, V _{REF} = 3.9V		±1	±20	
Offset Error (Note 2)	Vos			±20	mV	
Offset-Error Temperature Drift				±2		μV/°C
Cain Francy (Nata 2)	O.F.	V _{DD} = 5V, V _{REF} = 3.9V		±0.5	±1	LCD
Gain Error (Note 3)	GE	V _{DD} = 1.8V, V _{REF} = 1.2V		±0.5	±1	LSB
Gain-Error Temperature Coefficient				<u>±</u> 4	_	ppm/°C

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +1.8V \text{ to } +5.5V, \text{ OUT unloaded}, \text{ T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted}. \text{ Typical values are at T}_{A} = +25^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
Power-Supply Rejection Ratio	PSRR	$1.8V \le V_{DD} \le 5.5V$		85		dB			
REFERENCE INPUT (MAX5510)									
Reference-Input Voltage Range	VREFIN		0		V_{DD}	V			
Reference-Input Impedance	Possini	Normal operation	4.1			МΩ			
Reference-input impedance	RREFIN	In shutdown		2.5		GΩ			
REFERENCE OUTPUT (MAX5511)								
		No external load, V _{DD} = 1.8V	1.197	1.214	1.231				
Initial Accuracy	Voccour	No external load, V _{DD} = 2.5V	1.913	1.940	1.967	V			
Initial Accuracy	VREFOUT	No external load, V _{DD} = 3V	2.391	2.425	2.459	V			
		No external load, V _{DD} = 5V	3.828	3.885	3.941				
Output-Voltage Temperature Coefficient	Vтемрсо	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Note 4)}$		12	30	ppm/°C			
Line Regulation		VREFOUT < VDD - 200mV (Note 5)		2	200	μV/V			
		$0 \le I_{REFOUT} \le 1$ mA, sourcing, $V_{DD} = 1.8$ V, $V_{REF} = 1.2$ V		0.3	2				
Load Regulation		$0 \le I_{REFOUT} \le 8mA$, sourcing, $V_{DD} = 5V$, $V_{REF} = 3.9V$		0.3	2	μV/μΑ			
		-150µA ≤ I _{REFOUT} ≤ 0, sinking		0.2					
		$0.1Hz$ to $10Hz$, $V_{REFOUT} = 3.9V$		150					
Output Noise Voltage	10Hz to 10kHz,			600		μV _{P-P}			
Output Noise Voltage		$0.1Hz$ to $10Hz$, $V_{REFOUT} = 1.2V$		50		μνρ-Ρ			
		10Hz to 10kHz, V _{REFOUT} = 1.2V		450					
Short-Circuit Current (Note 6)		$V_{DD} = 5V$		30		mA			
Short-Circuit Current (Note 6)		$V_{DD} = 1.8V$		14		IIIA			
Capacitive Load Stability Range		(Note 7)		0 to 10		nF			
Thermal Hysteresis		(Note 8)		200		ppm			
Reference Power-Up Time (from		REFOUT unloaded, V _{DD} = 5V		5.4		ms			
Shutdown)		REFOUT unloaded, V _{DD} = 1.8V		4.4		1115			
Long-Term Stability				200		ppm/ 1khrs			
DAC OUTPUT (OUT)									
Capacitive Driving Capability	CL			1000		рF			
		V _{DD} = 5V, V _{OUT} set to full scale, OUT shorted to GND, source current			65				
Short-Circuit Current (Note 6)	V_{DD} = 5V, V_{OUT} set to 0V, OUT shorted to V_{DD} , sink current				65	m ^			
Short-Circuit Current (Note 6)		V _{DD} = 1.8V, V _{OUT} set to full scale, OUT shorted to GND, source current			14	mA			
		V_{DD} = 1.8V, V_{OUT} set to 0V, OUT shorted to V_{DD} , sink current			14				

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +1.8V \text{ to } +5.5V, \text{ OUT unloaded}, \text{ T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted}. \text{ Typical values are at T}_{A} = +25^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
		Coming out of shute	down	$V_{DD} = 5V$		3			
DAC Power-Up Time		(MAX5510)		$V_{DD} = 1.8V$		3.8		ms	
DAC Fower-op Time		Coming out of stand (MAX5511)	dby	$V_{DD} = 1.8V$ to 5.5V		0.4		1115	
Output Power-Up Glitch		$C_L = 100pF$				10		mV	
FB_ Input Current						10		рА	
DIGITAL INPUTS (SCLK, DIN, C	5)								
		$4.5V \le V_{DD} \le 5.5V$			2.4				
Input High Voltage	VIH	$2.7V < V_{DD} \le 3.6V$			2.0			V	
		$1.8V \le V_{DD} \le 2.7V$			0.7 x V _{DD}				
		$4.5V \le V_{DD} \le 5.5V$					0.8		
Input Low Voltage	VIL	$2.7V < V_{DD} \le 3.6V$					0.6	V	
		$1.8V \le V_{DD} \le 2.7V$		C).3 x V _{DD}				
Input Leakage Current	I _{IN}	(Note 9)				±0.05	±0.5	μΑ	
Input Capacitance	CIN					10		рF	
DYNAMIC PERFORMANCE									
Voltage-Output Slew Rate	SR	Positive and negative (Note 10)			10		V/ms		
Voltage-Output Settling Time		0.1 to 0.9 of full scale to within 0.5 LSB (Note 10)			660		μs		
		0.411 1.4011	V _{DD} = 5V			80			
		0.1Hz to 10Hz	$V_{DD} = 1.8V$			55			
Output Noise Voltage		1011 1 10111	$V_{DD} = 5$	5V	620			µV _{P-P}	
		10Hz to 10kHz	$V_{DD} = 1.8V$			476			
POWER REQUIREMENTS									
Supply Voltage Range	V _{DD}				1.8		5.5	V	
			$V_{DD} = 5$	δV		2.6	4		
		MAX5510	$V_{DD} = 3$	3V		2.6	4		
Cumply Current (Nate 0)	1		$V_{DD} = 1$.8V		3.6	5	^	
Supply Current (Note 9)	IDD		$V_{DD} = 5$	δV		5.3	6.5	μΑ	
		MAX5511	$V_{DD} = 3$	$V_{DD} = 3V$		4.8	6.0		
			$V_{DD} = 1$.8V		5.4	7.0		
			$V_{DD} = 5$	$V_{DD} = 5V$		3.3	4.0		
Standby Supply Current	IDDSD					2.8	3.4	μΑ	
				.8V		2.4	3.0		
Shutdown Supply Current	IDDPD	(Note 9)				0.05	0.18	μΑ	

MIXKN MAXIM

TIMING CHARACTERISTICS

 $(V_{DD} = +4.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
TIMING CHARACTERISTICS (V _{DD} = 4.5V TO 5.5V)										
Serial Clock Frequency	fsclk		0		16.7	MHz				
DIN to SCLK Rise Setup Time	t _{DS}		15			ns				
DIN to SCLK Rise Hold Time	tDH		0			ns				
SCLK Pulse-Width High	tсн		24			ns				
SCLK Pulse-Width Low	t _{CL}		24			ns				
CS Pulse-Width High	tcsw		100			ns				
SCLK Rise to CS Rise Hold Time	tcsh		0			ns				
CS Fall to SCLK Rise Setup Time	tcss		20			ns				
SCLK Fall to CS Fall Setup	tcso		0		•	ns				
CS Rise to SCK Rise Hold Time	tcs1		20		•	ns				

TIMING CHARACTERISTICS


 $(V_{DD} = +1.8V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
FIMING CHARACTERISTICS (V _{DD} = 1.8V TO 5.5V)									
Serial Clock Frequency	fsclk		0		10	MHz			
DIN to SCLK Rise Setup Time	t _{DS}		24			ns			
DIN to SCLK Rise Hold Time	tDH		0			ns			
SCLK Pulse-Width High	t _{CH}		40			ns			
SCLK Pulse-Width Low	tCL		40			ns			
CS Pulse-Width High	tcsw		150			ns			
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns			
CS Fall to SCLK Rise Setup Time	tcss		30			ns			
SCLK Fall to CS Fall Setup	tcso		0			ns			
CS Rise to SCK Rise Hold Time	tcs1		30			ns			

- Note 1: Linearity is tested within codes 6 to 255.
- Note 2: Offset is tested at code 6.
- Note 3: Gain is tested at code 250. FB is connected to OUT.
- Note 4: Guaranteed by design. Not production tested.
- Note 5: V_{DD} must be a minimum of 1.8V.
- Note 6: Outputs can be shorted to V_{DD} or GND indefinitely, provided that the package power dissipation is not exceeded.
- Note 7: Optimal noise performance is at 2nF load capacitance.
- Note 8: Thermal hysteresis is defined as the change in the initial +25°C output voltage after cycling the device from T_{MAX} to T_{MIN}.
- Note 9: All digital inputs at VDD or GND.
- Note 10: Load = $10k\Omega$ in parallel with 100pF, $V_{DD} = 5V$, $V_{REF} = 4.096V$ (MAX5510) or $V_{REF} = 3.9V$ (MAX5511).


Typical Operating Characteristics


 $(V_{DD} = 5.0V, V_{REF} = 4.096V \text{ (MAX5510) or } V_{REF} = 3.9V \text{ (MAX5511)}, T_{A} = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)


 $(V_{DD} = 5.0V, V_{REF} = 4.096V \text{ (MAX5510) or } V_{REF} = 3.9V \text{ (MAX5511)}, T_{A} = +25^{\circ}\text{C}, unless otherwise noted.)$


























Typical Operating Characteristics (continued)


 $(V_{DD} = 5.0V, V_{REF} = 4.096V (MAX5510) \text{ or } V_{REF} = 3.9V (MAX5511), T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





MAJOR CARRY OUTPUT VOLTAGE GLITCH





















Typical Operating Characteristics (continued)

(VDD = 5.0V, VBFF = 4.096V (MAX5510) or VBFF = 3.9V (MAX5511), TA = +25°C, unless otherwise noted.)



1s/div

0.1

10

FREQUENCY (kHz)

100

0.01


POWER-SUPPLY REJECTION RATIO (dB)

1s/div


Pin Description

Р	PIN		FUNCTION	
MAX5510	MAX5511	NAME	FUNCTION	
1	1	CS	Active-Low Digital-Input Chip Select	
2	2	SCLK	Serial-Interface Clock	
3	3	DIN	Serial-Interface Data Input	
4	_	REFIN	Reference Input	
_	4	REFOUT	Reference Output	
5, 6, 7, 11	5, 6, 7, 11	N.C.	No Connection. Leave N.C. inputs unconnected (floating), or connect to GND.	
8	8	V _{DD}	Power Input. Connect V _{DD} to a 1.8V to 5.5V power supply. Bypass V _{DD} to GND with a 0.1µF capacitor.	
9	9	GND	Ground	
10	10	OUT	Analog Voltage Output	
12	12	FB	Feedback Input	
EP	EP	Exposed Paddle	Exposed Paddle. Connect EP to GND.	

MAX5510 Functional Diagram



MAX5511 Functional Diagram



Detailed Description

The MAX5510/MAX5511 single, 8-bit, ultra-low-power, voltage-output DACs offer Rail-to-Rail buffered voltage outputs. The DACs operate from a 1.8V to 5.5V supply and require only 6µA (max) supply current. These devices feature a shutdown mode that reduces overall current, including the reference input current, to just 0.18µA. The MAX5511 includes an internal reference that saves additional board space and can source up to 8mA, making it functional as a system reference. The 16MHz, 3-wire serial interface is compatible with SPI, QSPI, and MICROWIRE protocols. When VDD is applied, all DAC outputs are driven to zero scale with virtually no output glitch. The MAX5510/MAX5511 output buffers are configured in force sense allowing users to externally set voltage gains on the output (an outputamplifier inverting input is available). These devices come in a 4mm x 4mm thin QFN package.

Digital Interface

The MAX5510/MAX5511 use a 3-wire serial interface compatible with SPI, QSPI, and MICROWIRE protocols (Figures 1 and 2).

The MAX5510/MAX5511 include a single, 16-bit, input shift register. Data loads into the shift register through the serial interface. \overline{CS} must remain low until all 16 bits are clocked in. Data loads MSB first, D9–D0. The 16 bits consist of 4 control bits (C3–C0), 8 data bits (D7–D0), and 4 sub-bits. (see Table 1). D7–D0 are the DAC data bits and S3–S0 are the sub-bits. The sub-bits must be set to zero for proper operation. The control bits C3–C0 control the MAX5510/MAX5511, as outlined in Table 2.

Each DAC channel includes two registers: an input register and a DAC register. The input register holds input data. The DAC register contains the data updated to the DAC output.

The double-buffered register configuration allows any of the following:

- Loading the input registers without updating the DAC registers
- Updating the DAC registers from the input registers
- Updating all the input and DAC registers simultaneously

Table 1. Serial Write Data Format

	CON	ΓROL			DATA BITS										
MSB												LSB			
C3	C2	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0	S3	S2	S1	S0

Sub-bits S3—S0 must be set to zero for proper operation.




Figure 1. Timing Diagram




Figure 2. Register Loading Diagram

Table 2. Serial-Interface Programming Commands

	CONTR	OL BITS	3	INPUT DATA	SUB-BITS	FUNCTION
СЗ	C2	C1	C0	D7-D0	S3-S0	FUNCTION
0	0	0	0	XXXXXXXX	0000	No operation; command is ignored.
0	0	0	1	8-bit data	0000	Load input register from shift register; DAC register unchanged; DAC output unchanged.
0	0	1	0	_	_	Command reserved; do not use.
0	0	1	1	_	_	Command reserved; do not use.
0	1	0	0	_	_	Command reserved; do not use.
0	1	0	1	_	_	Command reserved; do not use.
0	1	1	0	_	_	Command reserved; do not use.
0	1	1	1	_	_	Command reserved; do not use.
1	0 0		0	XXXX XXXX	0000	Load DAC register from input register; DAC output updated; MAX5510 enters normal operation if in shutdown; MAX5511 enters normal operation if in standby or shutdown.
1	0	0	1	8-bit data	0000	Load input register and DAC register from shift register; DAC output updated; MAX5510 enters normal operation if in shutdown; MAX5511 enters normal operation if in standby or shutdown.
1	0	1	0	_	_	Command reserved; do not use.
1	0	1	1	_	_	Command reserved; do not use.
1	1	0	0	D7, D6, XXXXXX	0000	MAX5510 enters shutdown; MAX5511 enters standby*. For the MAX5511, D7 and D6 configure the internal reference voltage (Table 3).
1	1	0	1	D7, D6, XXXXXX	0000	MAX5510/MAX5511 enter normal operation; DAC output reflects existing contents of DAC register. For the MAX5511, D7 and D6 configure the internal reference voltage (Table 3).
1	1	1	0	D7, D6, XXXXXX	0000	MAX5510/MAX5511 enter shutdown; DAC output set to high impedance. For the MAX5511, D7 and D6 configure the internal reference voltage (Table 3).
1	1	1	1	8-bit data	0000	Load input register and DAC register from shift register; DAC output updated; MAX5510 enters normal operation if in shutdown; MAX5511 enters normal operation if in standby or shutdown.

X = Don't care.

^{*}Standby mode can be entered from normal operation only. It is not possible to enter standby mode from shutdown.

Power Modes

The MAX5510/MAX5511 feature two power modes to conserve power during idle periods. In normal operation, the device is fully operational. In shutdown mode, the device is completely powered down, including the internal voltage reference in the MAX5511. The MAX5511 also offers a standby mode where all circuitry is powered down except the internal voltage reference. Standby mode keeps the reference powered up while the remaining circuitry is shut down, allowing it to be used as a system reference. Standby mode also helps reduce the wake-up delay by not requiring the reference to power up when returning to normal operation.

Shutdown Mode

The MAX5510/MAX5511 feature a software-programmable shutdown mode that reduces the typical supply current and the reference input current to 0.18µA (max). Writing an input control word with control bits C[3:0] = 1110 places the device in shutdown mode (Table 2). In shutdown, the MAX5510 reference input and DAC output buffers go high impedance. Placing the MAX5511 into shutdown turns off the internal reference, and the DAC output buffers go high impedance. The serial interface remains active for all devices.

Table 2 shows several commands that bring the MAX5510/MAX5511 back to normal operation. The power-up time from shutdown is required before the DAC outputs are valid.

Note: For the MAX5511, standby mode cannot be entered directly from shutdown mode. The device must be brought into normal operation before entering standby mode.

Standby Mode (MAX5511 Only)

The MAX5511 features a software-programmable standby mode that reduces the typical supply current to 6 μ A. Standby mode powers down all circuitry except the internal voltage reference. Place the device in standby mode by writing an input control word with control bits C[3:0] = 1100 (Table 2). The internal reference and serial interface remain active while the DAC output buffers go high impedance. If the MAX5511 is coming out of standby, the power-up time from standby is required before the DAC outputs are valid.

For the MAX5511, standby mode cannot be entered

directly from shutdown mode. The device must be brought into normal operation before entering standby mode. To enter standby from shutdown, issue the command to return to normal operation, followed immediately by the command to go into standby.

Table 2 shows several commands that bring the MAX5511 back to normal operation. When transitioning from standby mode to normal operation, only the DAC power-up time is required before the DAC outputs are valid.

Reference Input

The MAX5510 accepts a reference with a voltage range extending from 0 to V_{DD} . The output voltage (V_{OUT}) is represented by a digitally programmable voltage source as:

$$V_{OUT} = (V_{REF} \times N / 256) \times gain$$

where N is the numeric value of the DAC's binary input code (0 to 255), VREF is the reference voltage and gain is the externally set voltage gain for the MAX5510/MAX5511.

In shutdown mode, the reference input enters a high-impedance state with an input impedance of $2.5G\Omega$ (typ).

Reference Output

The MAX5511 internal voltage reference is software configurable to one of four voltages. Upon power-up, the default reference voltage is 1.214V. Configure the reference voltage using the D6 and D7 data bits (Table 3) when the control bits are as follows: C[3:0] = 1100, 1101, or 1110 (Table 2). VDD must be kept at a minimum of 200mV above VREF for proper operation.

Table 3. Reference Output Voltage Programming

D7	D6	REFERENCE VOLTAGE (V)
0	0	1.214
0	1	1.940
1	0	2.425
1	1	3.885

Applications Information

1-Cell and 2-Cell Circuit

See Figure 3 for an illustration of how to power the MAX5510/MAX5511 with either one lithium-ion battery or two alkaline batteries. The low current consumption of the devices makes the MAX5510/MAX5511 ideal for battery-powered applications.

Programmable Current Source

See the circuit in Figure 4 for an illustration of how to configure the MAX5510 as a programmable current source for driving an LED. The MAX5510 drives a standard NPN transistor to program the current source. The current source (I_{LED}) is defined in the equation in Figure 4.

Voltage Biasing a Current-Output Transducer

See the circuit in Figure 5 for an illustration of how to configure the MAX5510 to bias a current-output transducer. In Figure 5, the output voltage of the MAX5510 is a function of the voltage drop across the transducer added to the voltage drop across the feedback resistor R.

Self-Biased Two-Electrode Potentiostat Application

See the circuit in Figure 6 for an illustration of how to use the MAX5511 to bias a two-electrode potentiostat on the input of an ADC.




Figure 3. Portable Application Using Two Alkaline Cells or One Lithium Coin Cell




Figure 4. Programmable Current Source Driving an LED




Figure 5. Transimpedance Configuration for a Voltage-Biased Current-Output Transducer




Figure 6. Self-Biased Two-Electrode Potentiostat Application




Figure 7. Unipolar Output Circuit




Figure 8. Bipolar Output Circuit

Unipolar Output

Figure 7 shows the MAX5510 in a unipolar output configuration with unity gain. Table 4 lists the unipolar output codes.

Bipolar Output

The MAX5510 output can be configured for bipolar operation, as shown in Figure 8. The output voltage is given by the following equation:

$$VOUT = VREF \times [(N_A - 128) / 128]$$

where NA represents the numeric value of the DAC's binary input code. Table 5 shows digital codes (offset binary) and the corresponding output voltage for the circuit in Figure 4.

Configurable Output Gain

The MAX5510/MAX5511 have a force-sense output, which provides a connection directly to the inverting terminal of the output op amp, yielding the most flexibility. The advantage of the force-sense output is that specific gains can be set externally for a given application. The gain error for the MAX5510/MAX5511 is specified in a unity-gain configuration (op-amp output and inverting terminals connected), and additional gain error results from external resistor tolerances. Another advantage of the force-sense DAC is that it allows many useful circuits to be created with only a few simple external components.

Table 4. Unipolar Code Table (Gain = +1)

DAC	CONTE	NTS	ANALOG OUTPUT
MSB		LSB	ANALOG GOTPOT
1111	1111	0000	+V _{REF} (255/256)
1000	0001	0000	+V _{REF} (129/256)
1000	0000	0000	$+V_{REF}$ (128/256) = $+V_{REF}$ /2
0111	1111	0000	+V _{REF} (127/256)
0000	0001	0000	+V _{REF} (1/256)
0000	0000	0000	0V

Table 5. Bipolar Code Table (Gain = +1)

DAG	CONTE	NTS	ANIAL OC CUTPUT
MSB		LSB	ANALOG OUTPUT
1111	1111	0000	+V _{REF} (127/128)
1000	0001	0000	+V _{REF} (1/128)
1000	0000	0000	OV
0111	1111	0000	-V _{REF} (1/128)
0000	0001	0000	-V _{REF} (127/128)
0000	0000	0000	-V _{REF} (128/128) = -V _{REF}

An example of a custom fixed gain using the force-sense output of the MAX5510/MAX5511 is shown in Figure 9. In this example R1 and R2 set the gain for V_{OUT}.

 $V_{OUT} = [(V_{REFIN} \times N_A) / 256] \times [1 + (R2 / R1)]$ where NA represents the numeric value of the DAC input code.




Figure 9. Separate Force-Sense Outputs Create Unity and Greater-than-Unity DAC Gains Using the Same Reference

Power Supply and Bypassing Considerations

Bypass the power supply with a 0.1µF capacitor to GND. Minimize lengths to reduce lead inductance. If noise becomes an issue, use shielding and/or ferrite beads to increase isolation. For the thin QFN package, connect the exposed paddle to ground.

Layout Considerations

Digital and AC transient signals coupling to GND can create noise at the output. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Wire-wrapped boards and sockets are not recommended. For optimum system performance, use printed circuit (PC) boards. Good PC board ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Reduce crosstalk by keeping analog lines away from digital lines.




Figure 10. Software-Configurable Output Gain

Revision History

Chip Information


Pages changed at Rev 1: 1, 13, 17, 18

TRANSISTOR COUNT: 10,688

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



				COMM	ИΩN	DIME	IIZN	SNE									E	XPOS	ED	PAD	VAR	IATI	DNS	
PKG	12	L 4x	4		L 4x		20	L 4x	4	2.	4L 4×	(4	28L 4x4			1	PKG. CODES	PKG.			E5			DOWN BONDS
REF.	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	MÍN.	NOM.	MAX.	MIN.	NDN.	MAX.	MIN.		******		CODES	MIN.	NOM.	MAX.	MIN.	NDM.		ALLOVE
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80]	T1244-3	1.95	2.10	2.25	1.95	210	2.25	YES
A1	0.0	0.02	0.05	0.0	20.0	0.05	0,0	0.02	0.05	0,0	0.02	0.05	0,0	20.0			T1244-4	1.95	2.10	2.25	1.95	510	2.25	ND
SA		20 RE	F	0.	20 RE	<u> </u>	0.	20 REF	F	۰	20 RE	F	0	120 RE	F		T1644-3	1.95	2.10	2.25	1.95	210	2.25	YES
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25		T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
D	3,90	4,00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
E	3.90		4.10	3.90	4.00	4.10		4.00				4.10	3.90	4.00		Į Į	T2044-3	1.95	2.10	2.25	1.95	210	2.25	ND
6	_	28 08.0	_		65 BS	-		50 BS0		-	.50 BS	_	-	1.40 BS	_		T2444-2	1.95	2.10	2.25	1.95	510	2.25	YES
k	0.25	-	-	0.25	-	_	0.25	-	-	0.25	-	-	0.25	-	-		T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50		T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	ND
N	-	12			16		_	20		_	24		_	28			T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	ND
ND	-	3		_	4		_	5		_	6		_	7		ł								
NE		3		l .	4			5			6			7										
NOTE 1. 2.	DIMENS ALL DI	VGGB IONING MENSIOI	NS ARE	IN MI	LUMET	ERS. A	TO AS		4.5M-		WGGD-	-2		WGGE		j								
NOTE 1. 2. 3.	DIMENS ALL DII N IS T THE TE JESD 9	IONING MENSIOI HE TOT RMINAL 5-1 SI	AL NUI	IN MI MBER (ENTIFIE DETA	ING CO LUMETI OF TER R AND ILS OF	ERS. A MINALS TERMI TERMI	TO AS	SME Y1- ARE IN IMBERIN IDENTIF	4.5M— DEGRI	EES. WENTK	ON SHA	ALL CO	UST BE	TO E LOCAT] HIN								
NOTE 1. 2. 3.	DIMENS ALL DII N IS T THE TE JESD 9 THE ZO DIMENS	IONING MENSION HE TOT RMINAL	AL NUI #1 ID P-012 DICATED	IN MI MBER (ENTIFIE DETA L THE S TO 1	ING CO LUMETI OF TER R AND ILS OF TERMIN	ERS. AI MINALS TERMI TERMII VAL #1	TO AS NGLES NAL NL NAL #1	SME Y1: ARE IN IMBERIN IDENTIF	4.5M— DEGRI NG CON FIER AF AY BE	EES. VVENTK EE OPT EITHEF	ON SHA	ALL CO BUT M OLD OR	UST BE	TO E LOCAI	TURE.									
NOTE 1. 2. 3. 4.	DIMENS ALL DII N IS T THE TE JESD 9 THE ZO DIMENS FROM	IONING MENSION HE TOT RMINAL 5—1 SI ONE INC	AL NUI #1 ID P-012 DICATED APPLIE AL TIP,	IN MI MBER (ENTIFIE DETA L THE S TO 1	ING CO LUMETI OF TER R AND ILS OF TERMIN	ERS. AI MINALS TERMI TERMII VAL #1 ZED TE	I TO AS NGLES NAL NL NAL #1 IDENTII	SME Y1: ARE IN IMBERIN IDENTIF FIER MA	4.5M— Degri Ng Con Fier Af Ay Bie IS Mea	EES. VENTK E OPT EITHEF	ON SHA IONAL, RAMO	ALL CO BUT M DLD OR EEN O.	MARK MARK	TO E LOCAT ED FEA	TURE.									
NOTE 1. 2. 3. 4. 6.	DIMENS ALL DIF N IS T THE TE JESD 9 THE ZO DIMENS FROM	IONING MENSION HE TOT RMINAL 5—1 SI SNE INC ION B TERMINA	AL NUI #1 ID P-012 DICATED APPLIE AL TIP.	IN MI MBER C ENTIFIE DETA L THE S TO I	ING CO LUMETI OF TER R AND ILS OF TERMIN METALLI	ERS. AI MINALS TERMI TERMII VAL #1 ZED TE	TO AS VIGLES NAL NIL VIAL #1 IDENTII	SME Y1: ARE IN IMBERIN IDENTIF FIER IM	4.5M— DEGRI NG CON FIER AF AY BE IS MEA	EES. VENTK E OPT EITHEF	ON SHA IONAL, RAMO	ALL CO BUT M DLD OR EEN O.	MARK MARK	TO E LOCAT ED FEA	TURE.									
NOTE 1. 2. 3. Δ. Δ.	DIMENS ALL DII N IS T THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPI	IONING MENSION HE TOT RIMINAL 15-1 SI ONE INC ION 6 TERMINA	NS ARE AL NUI PP-012 DICATED APPLIE APPLIE IEFER	IN MI MBER (ENTIFIE 2. DETA 1. THE S TO I TO THE DSSIBLE	ING COLUMETION TERMINATERALLU	ERS. AMINALS TERMI TERMI TERMI IAL #1 ZED TE ER OF SYMME	TO AS VIGLES NAL NIL VIAL #1 IDENTII ERMINAL	SME Y1- ARE IN IMBERIN IDENTIFIER IM . AND I	4.5M— DEGRI NG COP FIER AF AY BIE IS MEA	EES. MENTK E OPT ETTHEF SURED H D A	ON SHATIONAL, RAING BETWI	ALL CO BUT M OLD OR EEN O.:	UST BE WARK 25 mm	TO E LOCAI ED FEA 1 AND IVELY.	TURE.									
NOTE 1. 2. 3. 4. 5. 7. 6.	DIMENS ALL DII N IS T THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPI COPLAI	IONING MENSION HE TOT RMINAL 5-1 SI NE INC ION b TERMINA D NE F	AL NUM PP-012 PP	IN MI MBER (ENTIFIE DETA L THE S TO I TO THE DSSIBLE S TO I	ING COLUMETION TERMINATERALLI IN NUMBER IN A CHEEK	ERS. AMINALS TERMI	I TO AS NGLES NAL NL NAL #1 IDENTII ERMINAL TERMIN	SME Y1- ARE IN IMBERIN IDENTIF FIER MA . AND I WALS OF	4.5M— DEGRI NG CONFIER AF AY BIE IS MEA	EES. NVENTIK RE OPT EITHEF SURED H D A	ON SHA TONAL, RAMO BETWI ND E S	ALL CO BUT M DLD OR EEN O.:	UST BE MARK 25 mm ESPECT MINALS	TO E LOCAT ED FEA 1 AND TVELY.	TURE.									
NOTE 1. 2. 3. 4. 5. 7. 6. 9.	DIMENS ALL DIII N IS T THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPE COPLAI	IONING MENSION HE TOT RMINAL 5-1 SI ONE INC ION 6 TERMINA D NE F ULATION WARTY	AL NUI PP-012 DICATED APPLIE AL TIP. EFFER I IS PO APPLIE FORMS	IN MI MBER (ENTIFIE DETA L THE S TO I TO THE DSSIBLE S TO I	ING COLUMETION TERMINAMETALLI IN NUMB IN A THE EX	ERS. AMINALS TERMITERMITERMITERMITERMITERMITER ER OF SYMME POSED 0220,	TO AS NGLES NAL NI IDENTI TERMINAL TERMINAL TRICAL HEAT EXCEPT	SME Y1- ARE IN AMBERIN IDENTIF FIER MA AND I VALS OF FASHIC SINK SI	4.5N— DEGRING CONFIER AF AY BE IS MEAN IN EACH	EES. NVENTIK RE OPT EITHEF SURED H D A	ON SHA TONAL, RAMO BETWI ND E S	ALL CO BUT M DLD OR EEN O.:	UST BE MARK 25 mm ESPECT MINALS	TO E LOCAT ED FEA 1 AND TVELY.	TURE.									
NOTE 1. 2. 3. 4. 5. 7. 6. 9. N	DIMENS ALL DII N IS T THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPE COPLAI DRAWIN JARKING	IONING MENSION HE TOT RMINAL SO 1 INC ION 6 TERMINA D NE F ULATION NARITY IG CON S IS FO	AL NUI #1 ID PP-012 DICATED APPLIE REFER I IS PO APPLIE FORMS R PAC	EIN MI MBER C ENTIFIE DETA TO THE DSSIBLE S TO T TO JE KAGE C	ING COLUMETION TERMINAMETALLI IN METALLI IN METALLI IN A THE EXIDED METALLI IN A THE EXIDED METALLI IN EXIDED METALLI IN A THE EXIDED METALLI IN EXIDENTALLI IN EXIDE	ERS. AMMINALS TERMITERMITERMITER OF SYMME POSED 0220, ITION F	TO AS NGLES . NAL NIL NAL IDENTIFICAL . TERMINAL .	SME Y1- ARE IN AMBERIN IDENTIF FIER MA AND I VALS OF FASHIC SINK SI	4.5N— DEGRING CONFIER AF AY BE IS MEAN IN EACH	EES. NVENTIK RE OPT EITHEF SURED H D A	ON SHA TONAL, RAMO BETWI ND E S	ALL CO BUT M DLD OR EEN O.:	UST BE MARK 25 mm ESPECT MINALS	TO E LOCAT ED FEA 1 AND TVELY.	TURE.									
NOTE 1. 2. 3. 4. 5. 7. 6. 9. 11. 0	DIMENS ALL DII N IS T THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPE COPLAN DRAWIN MARKING	IONING MENSION HE TOT RMINAL FOR INC ION B TERMINA D NE F ULATION NARITY IG CON C REITY S	AL NUI PP-012 DICATED APPLIE AL TIP. EFFER I IS PO APPLIE FORMS IR PAC HALL I	EIN MI MBER C ENTIFIE DETA TO THE SSSIBLE STO T TO JE KAGE C HOT EX	ING COLUMETION FER AND ILS OF TERMIN METALLI IN METALLI IN A THE EX DEC MORE TO THE EX CEED (CEED (CEED) (CEED (CE	ERS. AMMINALS TERMITERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION F 0.08mm	TO AS NGLES . NAL NIL NAL IDENTIFICAL . TERMINAL .	SME Y1- ARE IN AMBERIN IDENTIF FIER MA AND I VALS OF FASHIC SINK SI	4.5N— DEGRING CONFIER AF AY BE IS MEAN IN EACH	EES. NVENTIK RE OPT EITHEF SURED H D A	ON SHA TONAL, RAMO BETWI ND E S	ALL CO BUT M DLD OR EEN O.:	UST BE MARK 25 mm ESPECT MINALS	TO E LOCAT ED FEA 1 AND TVELY.	TURE.									
NOTE 1. 2. 3. 4. 7. 6. 9. 11. 0	DIMENS ALL DIII N IS T THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPE COPLAI DRAWIN JARKING COPLAN VARPAG EAD CE	MENSION MEMBERS OF THE TOTAL MEMBERS OF THE MEMBERS	APPLIE APPLIE FORMS R PAC HALL NOT NESS TO	EIN MI MEDER (ENTIFIE 2. DETA L. THE S TO I TO THE SSIBLE S TO I TO JE KAGE (NOT EX EXCEE) BE A	ING CC LUMETI OF TER R AND ILS OF TERMIN METALLI : NUMB : NUMB : NUMB : NUMB CEED (ORIENTA CEED (ORIENTA CEED (ORIENTA TRUE	ERS. AMMINALS TERMITERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION F 0.08mm C POSE	I TO AS NGLESNAL NL IDENTI IDENTI TERMINAL TERMINAL HEAT: EXCEPT	ARE IN ARE IN ARE IN AND I FASHIC FASHIC FOR CONTROL CONTR	4.5M— DEGRI NG COM FIER AF BE IS MEA NN EACI NN EACI NLUG AS TZ4444- LUG BY	EES. NVENTK E OPT ETTHEF SURED H D A S WELL -3, T2	ON SHA IONAL, R A MC BETWI ND E S . AS TH	ALL CO BUT M DLD OR EEN O.: SIDE RE HE TER AND 1	UST BE MARK 25 mm ESPECT MINALS 12844-	TO E LOCAT ED FEA 1 AND TVELY.	TURE.			DA	LLA ONDUC	AS AS	<u> </u>			1/1
1. 2. 3. 4. 5. 6. 7. 6. 9. N. 11. C. 12. W. 12. W. 12. W. 13. L. 14. 15. 15. 15. 15. 15. 15. 15. 15. 15. 15	DIMENS ALL DIII N IS T THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPE COPLAI DRAWIN JARKING COPLAN VARPAG EAD CE	SIONING MENSION HE TOT RIMINAL 5-1 SI SHE INC ION B TERMINA D NE F ULATION NARITY IG CON O IS FO ARITY S E SHAL	APPLIE APPLIE FORMS R PAC HALL NOT NESS TO	EIN MI MEDER (ENTIFIE 2. DETA L. THE S TO I TO THE SSIBLE S TO I TO JE KAGE (NOT EX EXCEE) BE A	ING CC LUMETI OF TER R AND ILS OF TERMIN METALLI : NUMB : NUMB : NUMB : NUMB CEED (ORIENTA CEED (ORIENTA CEED (ORIENTA TRUE	ERS. AMMINALS TERMITERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION F 0.08mm C POSE	I TO AS NGLESNAL NL IDENTI IDENTI TERMINAL TERMINAL HEAT: EXCEPT	ARE IN ARE IN ARE IN AND I FASHIC FASHIC FOR CONTROL CONTR	4.5M— DEGRI NG COM FIER AF BE IS MEA NN EACI NN EACI NLUG AS TZ4444- LUG BY	EES. NVENTK E OPT ETTHEF SURED H D A S WELL -3, T2	ON SHA IONAL, R A MC BETWI ND E S . AS TH	ALL CO BUT M DLD OR EEN O.: SIDE RE HE TER AND 1	UST BE MARK 25 mm ESPECT MINALS 12844-	TO E LOCAT ED FEA 1 AND TVELY.	TURE.			BAMICE PACE				/	×	1/1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com