



Analog Devices Welcomes Hittite Microwave Corporation

NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED








Typical Applications

The HMC1095LP4E is ideal for:

- CATV/ Sattelite Set Top Boxes
- CATV Modems
- CATV Infrastructure
- Data Network Equipment

Functional Diagram



Features

0.5 dB LSB Steps to 31.5 dB

Power-Up State Selection

High Input IP3: +57 dBm

Low Insertion Loss: 1.5 dB @ 1.0 GHz

TTL/CMOS Compatible, Serial, Parallel

or Latched Parallel Control

±0.25 dB Typical Step Error

Single +3V or +5V Supply

24 Lead 4x4mm SMT Package: 16mm²

General Description

The HMC1095LP4E is a broadband 6-bit GaAs IC Digital Attenuator in a low cost leadless SMT package. This versatile digital attenuator incorporates off-chip AC ground capacitors for near DC operation, making it suitable for a wide variety of RF and IF applications. The dual mode control interface is CMOS/TTL compatible, and accepts either a three wire serial input or a 6 bit parallel word. The HMC1095LP4E also features a user selectable power up state and a serial output port for cascading other Hittite serial controlled components. The HMC1095LP4E is housed in a RoHS compliant 4x4 mm QFN leadless package, and requires no external matching components.

Electrical Specifications,


$T_A = +25^{\circ}\text{C}$, 75 Ohms System, with Vdd = +5V & VctI = 0/+5V (Unless Otherwise Noted)

Parameter	Frequency (GHz)	Min.	Тур.	Max.	Units
Insertion Loss	DC - 1.2 GHz	0.5	1.3	2	dB
Attenuation Range			31.5		dB
Return Loss (ATTIN, ATTOUT, All Atten. States)	DC - 1.2 GHz		13		dB
Attenuation Accuracy: (Referenced to Insertion Loss) All Attenuation States	DC - 1.0 GHz	± (0.20 + 5% of Atten. Setting) Max.			dB
Input Power for 1 dB Compression	DC - 1.0 GHz		31		dBm
Input Third Order Intercept Point (Two-Tone Input Power = 10 dBm Each Tone)	DC - 1.0 GHz		57		dBm
Switching Speed	50.001				
tRise, tFall (10 / 90% RF) rON , tOFF (50% LE to 10 / 90% RF)	DC - 3 GHz		60 90		ns ns






Insertion Loss vs. Temperature [1]




Input Return Loss [1]

(Only Major States are Shown)




Bit Error vs. Attenuation State [1][2]



[1] Zo=75 Ohms, Vdd=+5V & Vctl=0/+5V[2] C1, C6= 10 nF.


Normalized Attenuation [1]

(Only Major States are Shown)




Output Return Loss [1]

(Only Major States are Shown)



Bit Error vs. Frequency [1][2]


(Only Major States are Shown)









Worst Case Step Error Between Successive Attenuation States [1][2]




IP3 @ Major Attenuation States [1][2]




IP3 vs. Temperature, Min. Attn State [1][2]



P0.1dB vs. Temperature, Min. Attn State [1][2]



P1dB vs. Temperature, Min. Attn State [1][2]



[1] C1, C6= 10 nF. Vdd = +5V & Vctl = 0/+5V

[2] Zo= 75 Ohms






Serial Control Interface


The HMC1095LP4E contains a 3-wire SPI compatible digital interface (SERIN, CLK, LE). The serial control interface is activated when P/S is kept high. The 6-bit serial word must be loaded MSB first. The positive-edge sensitive CLK and LE requires clean transitions. If mechanical switches are used, sufficient debouncing should be provided. When LE is high, 6-bit data in the serial input register is transferred to the attenuator. When LE is high CLK is masked to prevent data transition during output loading.

When P/S is low, 3-wire SPI interface inputs (SERIN, CLK, LE) are disabled and the input register is loaded with parallel digital inputs (D0-D5). When LE is high, 6-bit parallel data changes the state of the part per truth table.

For all modes of operations, the state will stay constant while LE is kept low.



Timing Diagram (Latched Parallel Mode)



Parameter	Min. ^[1]	Typ. ^[1]
Min. serial period, t _{SCK}	70 ns	
Control set-up time, t _{cs}	15 ns	
Control hold-time, t _{CH}		20 ns
LE setup-time, t _{LN}	15 ns	
Min. LE pulse width, t _{LEW}		10 ns
Min LE pulse spacing, t _{LES}		630 ns
Serial clock hold-time from LE, t _{CKN}		10 ns
Hold Time, t _{PH.}		0 ns
Latch Enable Minimum Width, t _{LEN}		10 ns
Setup Time, t _{PS}		2 ns

Parallel Mode

(Direct Parallel Mode & Latched Parallel Mode)

Note: The parallel mode is enabled when P/S is set to low.

Direct Parallel Mode - The attenuation state is changed by the control voltage inputs D0-D5 directly. The LE (Latch Enable) must be at a logic high at all times to control the attenuator in this manner.

Latched Parallel Mode - The attenuation state is selected using the control voltage inputs D0-D5 and set while the LE is in the Low state. The attenuator will not change state while LE is Low. Once all Control Voltage Inputs are at the desired states the LE is pulsed. See timing diagram above for reference.

[1] VDD = 5V



Power-Up States

If LE is set to logic LOW at power-up, the logic state of PUP1 and PUP2 determines the power-up state of the part per PUP truth table. If the LE is set to logic HIGH at power-up, the logic state of D0-D5 determines the power-up state of the part per truth table. The attenuator latches in the desired power-up state approximately 200 ms after power-up.

Power-On Sequence

The ideal power-up sequence is: GND, VDD, digital inputs, RF inputs. The relative order of the digital inputs are not important as long as they are powered after VDD / GND

Bias Voltage

VDD (V)	Idd (Typ.) (mA)	
5	2.0	

Control Voltage Table

State	Vdd = +5V
Low	0 to 0.8V @ <1 μA
High	2 to 5V @ <1 μA

PUP Truth Table

LE	PUP1	PUP2	Relative Attenuation	
0	0	0	-31.5	
0	1	0	-24	
0	0	1	-16	
0	1	1	Insertion Loss	
1	Х	Х	0 to -31.5 dB	

Note: The logic state of D0 - D5 determines the powerup state per truth table shown below when LE is high at power-up.

Truth Table

	Control Voltage Input						
D5	D4	D3	D2	D1	D0	Insertion Loss	
High	High	High	High	High	High	0 dB	
High	High	High	High	High	Low	-0.5 dB	
High	High	High	High	Low	High	-1 dB	
High	High	High	Low	High	High	-2 dB	
High	High	Low	High	High	High	-4 dB	
High	Low	High	High	High	High	-8 dB	
Low	High	High	High	High	High	-16 dB	
Low	Low	Low	Low	Low	Low	-31.5 dB	

Any combination of the above states will provide an attenuation equal to the sum of the bits selected.





Absolute Maximum Ratings

RF Input Power (DC - 3 GHz)	28 dBm (T = +85 °C)
Digital Inputs (P/S, CLK, SERIN, LE, PUP1, PUP2, D0-D5)	-1 to Vdd +1V
Bias Voltage (VDD)	5.6 V
Channel Temperature	150 °C
Continuous Pdiss (T = 85 °C) (derate 9.8 mW/°C above 85 °C) [1]	0.56 W
Thermal Resistance	116 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C
ESD (HBM) Sensitivity	Class 1A



Outline Drawing

.039 [1.00] .031 [0.80] .002 [0.05] 0.00] SEATING PLANE -C-

- 1. PACKAGE BODY MATERIAL: LOW STRESS INJECTION MOLDED PLASTIC SILICA AND SILICON IMPREGNATED
- 2. LEAD AND GROUND PADDLE MATERIAL: COPPER ALLOY.
- 3. LEAD AND GROUND PADDLE PLATING: 100% MATTE TIN
- 4. DIMENSIONS ARE IN INCHES [MILLIMETERS].
- 5. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
- 6. CHARACTERS TO BE HELVETICA MEDIUM, .025 HIGH, WHITE INK, OR LASER MARK LOCATED APPROX. AS SHOWN.
- 7. PAD BURR LENGTH SHALL BE 0.15mm MAX. PAD BURR HEIGHT SHALL BE 0.05mm MAX.
- 8. PACKAGE WARP SHALL NOT EXCEED 0.05mm
- 9. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
- 10. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.

Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [3]
HMC1095LP4E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 [2]	<u>H1095</u> XXXX

- [1] Max peak reflow temperature of 235 °C
- [2] Max peak reflow temperature of 260 °C
- [3] 4-Digit lot number XXXX





Pin Descriptions

Pin Number	Function	Description	Interface Schematic
1	P/S		Vdd
2	CLK	See truth table, control voltage table and timing diagram.	P/S CLK
3	SERIN		SERIN LE
4	LE		
5, 14	GND	These pins and package bottom must be connected to RF/DC ground.	Ģ GND <u></u>
6	ATTIN	These pins are DC coupled and matched to 50 Ohms.	[^^^]
13	ATTOUT	Blocking capacitors are required. Select value based on lowest frequency of operation.	ATTIN, O
7	ACG1		
8	ACG2		
9	ACG3	External capacitors to ground is required. Select value for	
10	ACG4	lowest frequency of operation. Place capacitor as close to pins as possible.	
11	ACG5		
12	ACG6		
15	SEROUT	Serial input data delayed by 6 clock cycles.	Vdd O SEROUT






Pin Descriptions (Continued)

Pin Number	Function	Description	Interface Schematic
16	PUP2		Vdd
17	PUP1		
19	D5		
20	D4	See truth table, control voltage table and timing diagram.	PUP2, PUP1
21	D3		D0-D5
22	D2		
23	D1		
24	D0		=
18	VDD	Supply voltage	


Application Circuit







Evaluation PCB



List of Materials for Evaluation PCB EV1HMC1095LP4 [1]

Item	Description	
item	Description	
J1-J2	PCB Mount F Connector	
J3	18 Pin DC Connector	
J8, J11	DC Pin	
C1, C6	10 nF Capacitor, 0402 Pkg.	
C2-C3	100 nF Capacitor, 0402 Pkg.	
C4	100 pF Capacitor, 0402 Pkg.	
C5	330 pF Capacitor, 0402 Pkg.	
C8	1000 pF Capacitor, 0402 Pkg.	
R1 - R14	100 kOhm Resistor, 0402 Pkg.	
SW1, SW2	SPDT 4 Position DIP Switch	
U1	HMC1095LP4E Digital Attenuator	
PCB [2]	600-00419-00 Evaluation PCB	

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Arlon 25FR

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 75 Ohms impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com