# 3.3V ECL Programmable Delay Chip

The MC10/100EP195 is a Programmable Delay Chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition.

The delay section consists of a programmable matrix of gates and multiplexers as shown in the logic diagram, Figure 3. The delay increment of the EP195 has a digitally selectable resolution of about 10 ps and a net range of up to 10.2 ns. The required delay is selected by the 10 data select inputs D[9:0] values and controlled by the LEN (pin 10). A LOW level on LEN allows a transparent LOAD mode of real time delay values by D[9:0]. A LOW to HIGH transition on LEN will LOCK and HOLD current values present against any subsequent changes in D[10:0]. The approximate delay values for varying tap numbers correlating to D0 (LSB) through D9 (MSB) are shown in Table 6 and Figure 4.

Because the EP195 is designed using a chain of multiplexers it has a fixed minimum delay of 2.2 ns. An additional pin D10 is provided for controlling Pins 14 and 15, CASCADE and CASCADE, also latched by LEN, in cascading multiple PDCs for increased programmable range. The cascade logic allows full control of multiple PDCs. Switching devices from all "1" states on D[0:9] with SETMAX LOW to all "0" states on D[0:9] with SETMAX HIGH will increase the delay equivalent to "D0", the minimum increment.

Select input pins D[10:0] may be threshold controlled by combinations of interconnects between  $V_{EF}$  (pin 7) and  $V_{CF}$  (pin 8) for LVCMOS, ECL, or LVTTL level signals. For LVCMOS input levels, leave  $V_{CF}$  and  $V_{EF}$  open. For ECL operation, short  $V_{CF}$  and  $V_{EF}$  (Pins 7 and 8). For LVTTL level operation, connect a 1.5 V supply reference to  $V_{CF}$  and leave open  $V_{EF}$  pin. The 1.5 V reference voltage to  $V_{CF}$  pin can be accomplished by placing a 2.2 k $\Omega$  resistor between  $V_{CF}$  and  $V_{EE}$  for a 3.3 V power supply.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single–ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

The 100 Series contains temperature compensation.

- Maximum Input Clock Frequency >1.2 GHz Typical
- Programmable Range: 0 ns to 10 ns
- Delay Range: 2.2 ns to 12.2 ns
- 10 ps Increments
- PECL Mode Operating Range:

 $V_{CC} = 3.0 \text{ V}$  to 3.6 V with  $V_{EE} = 0 \text{ V}$ 

• NECL Mode Operating Range:

 $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -3.0 \text{ V}$  to -3.6 V




#### ON Semiconductor®

http://onsemi.com




LQFP-32 FA SUFFIX CASE 873A





QFN32 MN SUFFIX CASE 488AM



XXX = 10 or 100

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year

WW, W = Work Week

G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

- Open Input Default State
- Safety Clamp on Inputs
- A Logic High on the EN Pin Will Force Q to Logic Low
- D[10:0] Can Accept Either ECL, LVCMOS, or LVTTL Inputs
- V<sub>BB</sub> Output Reference Voltage
- These are Pb-Free Devices

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.




Figure 1. 32-Lead LQFP Pinout (Top View)




Figure 2. 32-Lead QFN (Top View)

**Table 1. PIN DESCRIPTION** 

Pin	Name	I/O	Default State	Description
23, 25, 26, 27, 29, 30, 31, 32, 1, 2	D[0:9]	LVCMOS, LVTTL, ECL Input	Low	Single–Ended Parallel Data Inputs [0:9]. Internal 75 k $\Omega$ to V <sub>EE</sub> . (Note 1)
3	D[10]	LVCMOS, LVTTL, ECL Input	Low	Single–Ended CASCADE/CASCADE Control Input. Internal 75 k $\Omega$ to V <sub>EE</sub> . (Note 1)
4	IN	ECL Input	Low	Noninverted Differential Input. Internal 75 k $\Omega$ to V <sub>EE</sub> .
5	ĪN	ECL Input	High	Inverted Differential Input. Internal 75 k $\Omega$ to $V_{EE}$ and 36.5 k $\Omega$ to $V_{CC}.$
6	$V_{BB}$	-	-	ECL Reference Voltage Output
7	$V_{EF}$	-	-	Reference Voltage for ECL Mode Connection
8	$V_{CF}$	-	_	LVCMOS, ECL, OR LVTTL Input Mode Select
9, 24, 28	V <sub>EE</sub>	-	-	Negative Supply Voltage. All V <sub>EE</sub> Pins must be Externally Connected to Power Supply to Guarantee Proper Operation. (Note 2)
13, 18, 19, 22	Vcc	-	-	Positive Supply Voltage. All V <sub>CC</sub> Pins must be externally Connected to Power Supply to Guarantee Proper Operation. (Note 2)
10	LEN	ECL Input	Low	Single–ended D pins LOAD / HOLD input. Internal 75 k $\Omega$ to V <sub>EE</sub> .
11	SETMIN	ECL Input	Low	Single-ended Minimum Delay Set Logic Input. Internal 75 $k\Omega$ to $V_{EE}.$ (Note 1)
12	SETMAX	ECL Input	Low	Single–ended Maximum Delay Set Logic Input. Internal 75 k $\Omega$ to $V_{EE}.$ (Note 1)
14	CASCADE	ECL Output	-	Inverted Differential Cascade Output for D[10]. Typically Terminated with 50 $\Omega$ to V <sub>TT</sub> = V <sub>CC</sub> – 2 V.
15	CASCADE	ECL Output	-	Noninverted Differential Cascade Output. for D[10] Typically Terminated with 50 $\Omega$ to V <sub>TT</sub> = V <sub>CC</sub> – 2 V.
16	EN	ECL Input	Low	Single–ended Output Enable Pin. Internal 75 k $\Omega$ to V $_{\text{EE}}$ .
17	NC	-	-	No Connect. The NC Pin is Electrically Connected to the Die and "MUST BE" Left Open
21	Q	ECL Output	-	Noninverted Differential Output. Typically Terminated with 50 $\Omega$ to $V_{TT}$ = $V_{CC}$ – 2 V.
20	Q	ECL Output	-	Inverted Differential Output. Typically Terminated with 50 $\Omega$ to VTT = VCC $-$ 2 V.

SETMIN will override SETMAX if both are high. SETMAX and SETMIN will override all D[0:10] inputs.
 All V<sub>CC</sub> and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

**Table 2. CONTROL PIN** 

Pin	State	Function
EN	LOW (Note 3)	Input Signal is Propagated to the Output
	HIGH	Output Holds Logic Low State
LEN	LOW (Note 3)	Transparent or LOAD mode for real time delay values present on D[0:10].
	HIGH	LOCK and HOLD mode for delay values on D[0:10]; further changes on D[0:10] are not recognized and do not affect delay.
SETMIN	LOW (Note 3)	Output Delay set by D[0:10]
	HIGH	Set Minimum Output Delay
SETMAX	LOW (Note 3)	Output Delay set by D[0:10]
	HIGH	Set Maximum Output Delay
D10	LOW (Note 3)	CASCADE Output LOW, CASCADE Output HIGH
	HIGH	CASCADE Output LOW, CASCADE Output HIGH

<sup>3.</sup> Internal pulldown resistor will provide a logic LOW if pin is left unconnected.

Table 3. CONTROL D[0:10] INTERFACE

V <sub>CF</sub>	V <sub>EF</sub> Pin (Note 4)	ECL Mode
V <sub>CF</sub>	No Connect	LVCMOS Mode
V <sub>CF</sub>	$1.5~V~\pm~100~mV$	LVTTL Mode (Note 5)

Table 4. DATA INPUT ALLOWED OPERATING VOLTAGE MODE TABLE

	CONTROL DATA SELECT INPUTS PINS (D [0:10])									
POWER SUPPLY	LVCMOS	LVTTL	LVPECL	LVNECL						
PECL Mode Operating Range	YES	YES	YES	N/A						
NECL Mode Operating Range	N/A	N/A	N/A	YES						

**Table 5. ATTRIBUTES** 

Characteristic	s	Value				
Internal Input Pulldown Resistor	(R1)	75 kΩ				
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 100 V > 2 kV				
Moisture Sensitivity, Indefinite Time Out of	nsitivity, Indefinite Time Out of Drypack (Note 6) Pb-Free					
	LQFP-32	Level 2				
	QFN-32	Level 1				
Flammability Rating Oxygen Index: 28 to	34	UL 94 V-0 @ 0.125 in				
Transistor Count	1217 Devices					
Meets or exceeds JEDEC Spec EIA/JESI	D78 IC Latchup Test					

<sup>6.</sup> For additional information, see Application Note AND8003/D.

Short V<sub>CF</sub> (pin 8) and V<sub>EF</sub> (pin 7).
 When Operating in LVTTL Mode, the reference voltage can be provided by connecting an external resistor, R<sub>CF</sub> (suggested resistor value is 2.2 kΩ ±5%), between V<sub>CF</sub> and V<sub>EE</sub> pins.





Figure 3. Logic Diagram

**Table 6. THEORETICAL DELAY VALUES** 

D(9:0) Value	SETMIN	SETMAX	Programmable Delay*
xxxxxxxxx	Н	L	0 ps
000000000	L	L	0 ps
000000001	L	L	10 ps
000000010	L	L	20 ps
000000011	L	L	30 ps
000000100	L	L	40 ps
000000101	L	L	50 ps
000000110	L	L	60 ps
000000111	L	L	70 ps
000001000	L	L	80 ps
0000010000	L	L	160 ps
0000100000	L	L	320 ps
0001000000	L	L	640 ps
0010000000	L	L	1280 ps
010000000	L	L	2560 ps
100000000	L	L	5120 ps
111111111	L	L	10230 ps
xxxxxxxxx	L	Н	10240 ps

<sup>\*</sup>Fixed minimum delay not included.



Decimal Value of Select Inputs (D[9:0])

Figure 4. Measured Delay vs. Select Inputs

**Table 7. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	Negative Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	Positive Mode Input Voltage Negative Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{aligned} &V_I \leq V_{CC} \\ &V_I \geq V_{EE} \end{aligned}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			±0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	LQFP-23 LQFP-23	80 55	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	LQFP-23	12 to 17	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free	<2 to 3 sec @ 260°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 8. 10EP DC CHARACTERISTICS, PECL  $V_{CC} = 3.3 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$  (Note 7)

				-40°C			25°C			85°C		
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current		100	145	175	100	150	180	100	150	180	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 8)		2165	2290	2415	2230	2355	2480	2290	2415	2540	mV
V <sub>OL</sub>	Output LOW Voltage (Note 8)		1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
V <sub>IH</sub>		LVPECL VCMOS LVTTL	2090 2000 2000		2415 3300 3300	2155 2000 2000		2480 3300 3300	2215 2000 2000		2540 3300 3300	mV
V <sub>IL</sub>		LVPECL VCMOS LVTTL	1365 0 0		1690 800 800	1430 0 0		1755 800 800	1490 0 0		1815 800 800	mV
V <sub>BB</sub>	ECL Output Voltage Reference		1790	1890	1990	1855	1955	2055	1915	2015	2115	mV
V <sub>CF</sub>	LVTTL Mode Input Detect Voltage		1.4	1.5	1.6	1.4	1.5	1.6	1.4	1.5	1.6	V
V <sub>EF</sub>	Reference Voltage for ECL Mode Connec	tion	1920	2020	2120	1980	2080	2180	2030	2130	2230	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9)		2.0		3.3	2.0		3.3	2.0		3.3	V
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> )				150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current (@ V <sub>IL</sub> )	IN IN	0.5 -150			0.5 -150			0.5 -150			μΑ

- 7. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.3 V to -0.3 V.

<sup>8.</sup> All loading with  $50 \Omega$  to  $V_{CC} - 2.0 \text{ V}$ .

9.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential

Table 9. 10EP DC CHARACTERISTICS, NECL  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -3.3 \text{ V}$  to -3.0 V (Note 10)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current	100	145	175	100	150	180	100	150	180	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 11)	-1135	-1010	-885	-1070	-945	-820	-1010	-885	-760	mV
V <sub>OL</sub>	Output LOW Voltage (Note 11)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended) LVNECL	-1210		-885	-1145		-820	-1085		-760	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) LVNECL	-1935		-1610	-1870		-1545	-1810		-1485	mV
V <sub>BB</sub>	ECL Output Voltage Reference	-1510	-1410	-1310	-1445	-1345	-1245	-1385	-1285	-1185	mV
V <sub>EF</sub>	Reference Voltage for ECL Mode Connection	-1380	-1280	-1180	-1320	-1220	-1120	-1270	-1170	-1070	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 12)	V <sub>EE</sub> +2.0		0.0	V <sub>EE</sub> +2.0		0.0	V <sub>EE</sub> +2.0		0.0	V
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> )			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current (@ V <sub>IL</sub> ) IN IN	0.5 -150			0.5 -150			0.5 -150			μΑ

 <sup>10.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to -0.3 V.
 11. All loading with 50 Ω to V<sub>CC</sub> - 2.0 V.
 12. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 10. 100EP DC CHARACTERISTICS, PECL  $V_{CC} = 3.3 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$  (Note 13)

			-40°C			25°C	•		85°C	•	
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current	100	135	160	100	140	170	100	145	175	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 14)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 14)	1305	1480	1605	1305	1480	1605	1305	1480	1605	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)  LVPECL  CMOS  TTL	2075 2000 2000		2420 3300 3300	2075 2000 2000		2420 3300 3300	2075 2000 2000		2420 3300 3300	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended)  LVPECL  CMOS  TTL	1305 0 0		1675 800 800	1305 0 0		1675 800 800	1305 0 0		1675 800 800	mV
$V_{BB}$	ECL Output Voltage Reference	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>CF</sub>	LVTTL Mode Input Detect Voltage	1.4	1.5	1.6	1.4	1.5	1.6	1.4	1.5	1.6	V
V <sub>EF</sub>	Reference Voltage for ECL Mode Connection	1920	2020	2120	1920	2020	2120	1920	2020	2120	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 15)	2.0		3.3	2.0		3.3	2.0		3.3	V
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> )			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current (@ V <sub>IL</sub> ) IN IN	0.5 -150			0.5 -150			0.5 -150			μΑ

<sup>13.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to -0.3 V.
14. All loading with 50 Ω to V<sub>CC</sub> - 2.0 V.
15. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 11. 100EP DC CHARACTERISTICS, NECL  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -3.3 \text{ V}$  (Note 16)

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current (Note 17)	100	135	160	100	140	170	100	145	175	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 18)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 18)	-1995	-1820	-1695	-1995	-1820	-1695	-1995	-1820	-1695	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended) LVNECL	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) LVNECL	-1995		-1625	-1995		-1625	-1995		-1625	mV
$V_{BB}$	ECL Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V <sub>EF</sub>	Reference Voltage for ECL Mode Connection	-1380	-1280	-1180	-1380	-1280	-1180	-1380	-1280	-1180	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 19)	V <sub>EE</sub> +2.0		0.0	V <sub>EE</sub> +2.0		0.0	0.0 V <sub>EE</sub> +2.0		0.0	V
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> )			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current (@ V <sub>IL</sub> ) IN IN	0.5 -150			0.5 -150			0.5 -150			μΑ

<sup>16.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to −0.3 V.
17. Recommended V<sub>CC</sub> − V<sub>EE</sub> operation at 3.0 V ≤ 3.6 V.
18. All loading with 50 Ω to V<sub>CC</sub> − 2.0 V.
19. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 12. AC CHARACTERISTICS  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -3.0 \text{ V}$  to -3.6 V or  $V_{CC} = 3.0 \text{ V}$  to 3.6 V;  $V_{EE} = 0 \text{ V}$  (Note 20)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency		1.2			1.2			1.2		GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay  IN to Q; D(0-10) = 0  IN to Q; D(0-10) = 1023  EN to Q; D(0-10) = 0  D0 to CASCADE	1650 9500 1600 300	2050 11500 2150 420	2450 13500 2600 500	1800 10000 1800 350	2200 12200 2300 450	2600 14000 2800 550	1950 10800 2000 425	2350 13300 2500 525	2750 15800 3000 625	ps
t <sub>RANGE</sub>	Programmable Range t <sub>PD</sub> (max) – t <sub>PD</sub> (min)	7850	9450		8200	10000		8850	10950		ps
Δt	Step Delay (Note 21)  D0 High D1 High D2 High D3 High D4 High D5 High D6 High D7 High D8 High D9 High		13 27 44 90 130 312 590 1100 2250 4500			14 30 47 97 140 335 650 1180 2400 4800			41 100 145 360 690 1300 2650 5300		ps
mono	Monotonicity (Note 27)					TBD					
tskew	Duty Cycle Skew (Note 22)   tphl-tplh		25			25			25		ps
t <sub>s</sub>	Setup Time  D to LEN  D to IN (Note 23)  EN to IN (Note 24)	200 300 300	0 140 150		200 300 300	0 160 170		200 300 300	0 180 180		ps
t <sub>h</sub>	Hold Time  LEN to D  IN to EN (Note 25)	200 400	60 250		200 400	100 280		200 400	80 300		ps
t <sub>R</sub>	Release Time  EN to IN (Note 26)  SET MAX to LEN  SET MIN to LEN	150 400 350	-25 200 275		150 400 350	-75 250 200		150 400 350	-50 300 225		ps
t <sub>jitter</sub>	RMS Random Clock Jitter @ 1.2 GHz IN to Q; D(0:10) = 0 or SETMIN IN to Q; D(0:10) = 1023 or SETMAX		0.86 0.89			1.16 1.09			1.12 1.02		ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration)	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Time @ 50 MHz 20-80% (Q) 20-80% (CASCADE)	85 100	100 140	135 200	85 110	110 150	135 200	95 130	125 170	155 220	ps

- 20. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to VCC 2.0 V.
- 21. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of asserted delay control inputs will typically realize D0 resolution steps across the specified programmable range.
- 22. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.
- 23. This setup time defines the amount of time prior to the input signal the delay tap of the device must be set.
- 24. This setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than ±75 mV to that IN/IN transition.
- 25. This hold time is the minimum time that  $\overline{EN}$  must remain asserted after a negative going IN or positive going  $\overline{IN}$  to prevent an output response greater than  $\pm 75$  mV to that IN/IN transition.
- 26. This release time is the minimum time that  $\overline{\text{EN}}$  must be deasserted prior to the next  $\overline{\text{IN/IN}}$  transition to ensure an output response that meets the specified IN to Q propagation delay and transition times.
- 27. The monotonicity indicates the increasing delay value for each binary count increment on the control inputs D[9:0].




Figure 5. AC Reference Measurement

#### **Cascading Multiple EP195s**

To increase the programmable range of the EP195, internal cascade circuitry has been included. This circuitry allows for the cascading of multiple EP195s without the need for any external gating. Furthermore, this capability requires only one more address line per added E195. Obviously, cascading multiple programmable delay chips will result in a larger programmable range: however, this increase is at the expense of a longer minimum delay.

Figure 6 illustrates the interconnect scheme for cascading two EP195s. As can be seen, this scheme can easily be expanded for larger EP195 chains. The D10 input of the EP195 is the CASCADE control pin. With the interconnect scheme of Figure 6 when D10 is asserted, it signals the need for a larger programmable range than is achievable with a single device and switches output pin CASCADE HIGH and pin CASCADE LOW. The A11 address can be added to generate a cascade output for the next EP195. For a 2–device configuration, A11 is not required.




Figure 6. Cascading Interconnect Architecture

An expansion of the latch section of the block diagram is pictured in Figure 7. Use of this diagram will simplify the explanation of how the cascade circuitry works. When D10 of chip #1 in Figure 6 is LOW this device's CASCADE output will also be low while the CASCADE output will be high. In this condition the SET MIN pin of chip #2 will be asserted HIGH and thus all of the latches of chip #2 will be reset and the device will be set at its minimum delay.

Chip #1, on the other hand, will have both SET MIN and SET MAX deasserted so that its delay will be controlled entirely by the address bus A0—A9. If the delay needed is greater than can be achieved with 1023 gate delays

(1111111111 on the A0—A9 address bus) D10 will be asserted to signal the need to cascade the delay to the next EP195 device. When D10 is asserted, the SET MIN pin of chip #2 will be deasserted and SET MAX pin asserted resulting in the device delay to be the maximum delay. Table 13 shows the delay time of two EP195 chips in cascade.

To expand this cascading scheme to more devices, one simply needs to connect the D10 pin from the next chip to the address bus and CASCADE outputs to the next chip in the same manner as pictured in Figure 6. The only addition to the logic is the increase of one line to the address bus for cascade control of the second programmable delay chip.

#### TO SELECT MULTIPLEXERS BIT 0 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 BIT 8 BIT 1 BIT 9 D4 Q4 D0 Q0 D1 Q1 D2 Q2 D3 Q3 D5 Q5 D6 Q6 D7 Q7 D8 Q8 D9 Q9 LEN Set Rese Set Reset Set Rese Set Rese SFT MIN SET MAX

Figure 7. Expansion of the Latch Section of the EP195 Block Diagram

Table 13. Delay Value of Two EP195 Cascaded

	VARIABLE INPUT TO CHIP #1 AND SETMIN FOR CHIP #2											
INPUT FOR CHIP #1										Total		
D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Delay Value	Delay Value
0	0	0	0	0	0	0	0	0	0	0	0 ps	4400 ps
0	0	0	0	0	0	0	0	0	0	1	10 ps	4410 ps
0	0	0	0	0	0	0	0	0	1	0	20 ps	4420 ps
0	0	0	0	0	0	0	0	0	1	1	30 ps	4430 ps
0	0	0	0	0	0	0	0	1	0	0	40 ps	4440 ps
0	0	0	0	0	0	0	0	1	0	1	50 ps	4450 ps
0	0	0	0	0	0	0	0	1	1	0	60 ps	4460 ps
0	0	0	0	0	0	0	0	1	1	1	70 ps	4470 ps
0	0	0	0	0	0	0	1	0	0	0	80 ps	4480 ps
0	0	0	0	0	0	1	0	0	0	0	160 ps	4560 ps
0	0	0	0	0	1	0	0	0	0	0	220 ps	4720 ps
0	0	0	0	1	0	0	0	0	0	0	640 ps	5040 ps
0	0	0	1	0	0	0	0	0	0	0	1280 ps	5680 ps
0	0	1	0	0	0	0	0	0	0	0	2560 ps	6960 ps
0	1	0	0	0	0	0	0	0	0	0	5120 ps	9520 ps
0	1	1	1	1	1	1	1	1	1	1	10230 ps	14630 ps

				VAI	RIABLE	INPUT T	O CHIP	#1 AND	SETMA	X FOR C	CHIP #2	
	INPUT FOR CHIP #1										Total	
D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Delay Value	Delay Value
1	0	0	0	0	0	0	0	0	0	0	10240 ps	14640 ps
1	0	0	0	0	0	0	0	0	0	1	10250 ps	14650 ps
1	0	0	0	0	0	0	0	0	1	0	10260 ps	14660 ps
1	0	0	0	0	0	0	0	0	1	1	10270 ps	14670 ps
1	0	0	0	0	0	0	0	1	0	0	10280 ps	14680 ps
1	0	0	0	0	0	0	0	1	0	1	10290 ps	14690 ps
1	0	0	0	0	0	0	0	1	1	0	10300 ps	14700 ps
1	0	0	0	0	0	0	0	1	1	1	10310 ps	14710 ps
1	0	0	0	0	0	0	1	0	0	0	10320 ps	14720 ps
1	0	0	0	0	0	1	0	0	0	0	10400 ps	14800 ps
1	0	0	0	0	1	0	0	0	0	0	10560 ps	14960 ps
1	0	0	0	1	0	0	0	0	0	0	10880 ps	15280 ps
1	0	0	1	0	0	0	0	0	0	0	11520 ps	15920 ps
1	0	1	0	0	0	0	0	0	0	0	12800 ps	17200 ps
1	1	0	0	0	0	0	0	0	0	0	15360 ps	19760 ps
1	1	1	1	1	1	1	1	1	1	1	20470 ps	24870 ps

#### Multi-Channel Deskewing

The most practical application for EP195 is in multiple channel delay matching. Slight differences in impedance and cable length can create large timing skews within a high–speed system. To deskew multiple signal channels, each channel can

be sent through each EP195 as shown in Figure 8. One signal channel can be used as reference and the other EP195s can be used to adjust the delay to eliminate the timing skews. Nearly any high–speed system can be fine–tuned (as small as 10 ps) to reduce the skew to extremely tight tolerances.





Figure 8. Multiple Channel Deskewing Diagram

#### Measure Unknown High Speed Device Delays

EP195s provide a possible solution to measure the unknown delay of a device with a high degree of precision. By combining two EP195s and EP31 as shown in Figure 9, the delay can be measured. The first EP195 can be set to SETMIN and its output is used to drive the unknown delay device, which in turn drives the input of a D flip–flop of EP31. The second EP195 is triggered along with the first EP195 and its output provides a clock signal for EP31. The programmed delay of the second EP195 is varied to detect the output edge from the unknown delay device.

If the programmed delay through the second EP195 is too long, the flip-flop output will be at logic high. On the other hand, if the programmed delay through the second EP195 is too short, the flip-flop output will be at a logic low. If the programmed delay is correctly fine-tuned in the second EP195, the flip-flop will bounce between logic high and logic low. The digital code in the second EP195 can be directly correlated into an accurate device delay.






Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC10EP195FAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC10EP195FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel
MC10EP195MNG	QFN-32 (Pb-Free)	74 Units / Rail
MC10EP195MNR4G	QFN-32 (Pb-Free)	1000 / Tape & Reel
MC100EP195FAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC100EP195FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel
MC100EP195MNG	QFN-32 (Pb-Free)	74 Units / Rail
MC100EP195MNR4G	QFN-32 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Resource Reference of Application Notes**

AN1405/D – ECL Clock Distribution Techniques

AN1406/D – Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D – Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design


AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.

  4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.

  5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.


  6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.

  7. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION. DAMBAR PROTRUSION. DAMBAR PROTRUSION. SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).

  8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
- MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
- EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	7.000	BSC	0.276 BSC			
A1	3.500	BSC	0.138 BSC			
В	7.000	BSC	0.276 BSC			
B1	3.500	BSC	0.138 BSC			
С	1.400	1.600	0.055	0.063		
D	0.300	0.450	0.012	0.018		
Е	1.350	1.450	0.053	0.057		
F	0.300	0.400	0.012	0.016		
G	0.800	BSC	0.031 BSC			
Н	0.050	0.150	0.002	0.006		
J	0.090	0.200	0.004	0.008		
K	0.450	0.750	0.018	0.030		
M	12°	REF	12° REF			
N	0.090	0.160	0.004	0.006		
P	0.400	BSC	0.016 BSC			
Q	1°	5°	1°	5°		
R	0.150	0.250	0.006	0.010		
S	9.000	BSC	0.354 BSC			
S1	4.500	BSC	0.177 BSC			
٧	9.000	BSC	0.354 BSC			
V1	4.500	BSC	0.177 BSC			
W	0.200	REF	0.008 REF			
X	1.000	REF	0.039 REF			

#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com