

1:10 Differential LVDS Fanout Buffer with Selectable Clock Input

Features


- Select one of two differential (LVPECL, LVDS, HCSL, or CML) input pairs to distribute to 10 LVDS output pairs
- Translate any single-ended input signal to 3.3 V LVDS level with resistor bias on INx# input
- 40-ps maximum output-to-output skew
- 600-ps maximum propagation delay
- 0.11-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5-GHz operation
- 32-pin thin quad flat pack (TQFP) package
- 2.5-V or 3.3-V operating voltage [1]
- Commercial and industrial operating temperature range

Functional Description

The CY2DL15110 is an ultra-low noise, low skew, low propagation delay 1:10 LVDS fanout buffer targeted to meet the requirements of high speed clock distribution applications. The CY2DL15110 can select between two separate differential (LVPECL, LVDS, HCSL, or CML) input clock pairs using the IN_SEL pin. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.

For a complete list of related documentation, click here.

Logic Block Diagram



Note

Input AC-coupling capacitors are required for voltage-translation applications.



Contents

Pinouts	3
Pin Definitions	3
Absolute Maximum Ratings	4
Operating Conditions	4
DC Electrical Specifications	
AC Electrical Specifications 6	
Application Information	9
Ordering Information	
Ordering Code Definitions	
Package Dimension	

Acronyms	
Document Conventions	12
Units of Measure	
Document History Page	13
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	14
Products	14
Products	14
PSoC® Solutions	14



Pinouts

Figure 1. Pin Diagram - CY2DL15110 ĕ ö ð ð ŏ 5 ĕ ŏ V_{ss} 25 16 V_{DD} Q2# 26 Q7 15 27 Q7# Q2 14 Q1# CY2DL15110 Q8 28 13 Q1 29 Q8# 12 Q9 Q0# 30 11 Q0 31 Q9# 10 32 Vss V_{DD} NC/GND # Z S ž

Pin Definitions

Pin No.	Pin Name	Pin Type	Description
1	NC		No connection
2	IN_SEL	Input	Input clock select pin. Low-voltage complementary metal oxide semiconductor (LVCMOS)/low-voltage transistor-transistor-logic (LVTTL). When IN_SEL = Low, the IN0/IN0# differential input pair is active When IN_SEL = High, the IN1/IN1# differential input pair is active
3	IN0	Input	Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = Low.
4	IN0#	Input	Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock. Active when IN_SEL = Low.
5	V_{BB}	Output	LVDS reference voltage output
6	IN1	Input	Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = High.
7	IN1#	Input	Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock. Active when IN_SEL = High.
8	NC/GND	NC	Do not Connect or Ground
9, 25	V_{SS}	Power	Ground
10, 12, 14, 17, 19, 21, 23, 26, 28, 30	Q(0:9)#	Output	LVDS complementary output clocks
11, 13, 15, 18, 20, 22, 24, 27, 29, 31	Q(0:9)	Output	LVDS output clocks
16, 32	V_{DD}	Power	Power supply



Absolute Maximum Ratings

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage	Nonfunctional	-0.5	4.6	V
V _{IN} ^[2]	Input voltage, relative to V _{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V
V _{OUT} ^[2]	DC output or I/O Voltage, relative to V _{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V
T_S	Storage temperature	Nonfunctional	-55	150	°C
ESD _{HBM}	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	_	V
L _U	Latch up		Meets or exceeds JEDEC Spec JESD78B IC latch up test		
UL-94	Flammability rating	At 1/8 in.	V-0		
MSL	Moisture sensitivity level			3	
T _J	Junction temperature		_	135	°C
θ_{JA}	Thermal resistance, junction to ambient	No air flow	_	69	°C/W

Operating Conditions

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T _A	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t _{PU}	Power ramp time	Power-up time for V _{DD} to reach minimum supply voltage (power ramp must be monotonic.)	0.05	500	ms
t _{STARTUP}	Start up time	Time taken from V _{DD} reaching 95% of its minimum supply voltage to the device being operational.	1	-	ms

Note
2. The voltage on any I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.



DC Electrical Specifications

 $(V_{DD}$ = 3.3 V ± 5% or 2.5 V ± 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Max	Unit
I _{DD}	Operating supply current	All LVDS outputs terminated with 100 Ω load [3, 4]	-	125	mA
V _{IH1}	Input high Voltage, LVDS input clocks, IN0, IN0#, IN1, and IN1#		_	V _{DD} + 0.3	V
V _{IL1}	Input low voltage, LVDS input clocks, IN0, IN0#, IN1, and IN1#		-0.3	_	V
V _{IH2}	Input high voltage, IN_SEL	V _{DD} = 3.3 V	2.0	V _{DD} + 0.3	V
V _{IL2}	Input low voltage, IN_SEL	V _{DD} = 3.3 V	-0.3	0.8	V
V _{IH3}	Input high voltage, IN_SEL	V _{DD} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL3}	Input low voltage, IN_SEL	V _{DD} = 2.5 V	-0.3	0.7	V
V _{ID} ^[5]	Input differential amplitude	See Figure 3 on page 7	0.4	0.8	V
V _{ICM}	Input common mode voltage	See Figure 3 on page 7	0.5	V _{DD} – 0.2	V
I _{IH}	Input high current, All inputs	Input = V _{DD} ^[6]	-	150	μΑ
I _{IL}	Input low current, All inputs	Input = V _{SS} ^[6]	-150	-	μΑ
V _{PP}	LVDS differential output voltage peak to peak, single-ended	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 100 Ω between Q and Q# pairs [3, 7]	250	470	mV
ΔV _{OCM}	Change in V _{OCM} between complementary output states	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 100 Ω between Q and Q# pairs [3, 7]	_	50	mV
V_{BB}	Output reference voltage	0 to 150 μA output current	1.125	1.375	V
R _P	Internal pull-up / pull-down resistance, LVCMOS logic input	IN_SEL pin has pull-down only	60	140	kΩ
C _{IN}	Input capacitance	Measured at 10 MHz per pin	_	3	pF

^{3.} Refer to Figure 2 on page 7.
4. I_{DD} includes current that is dissipated externally in the output termination resistors.
5. V_{ID} minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V_{ID} minimum of greater than 200 mV.
6. Positive current flows into the input pin, negative current flows out of the input pin.
7. Refer to Figure 4 on page 7.



AC Electrical Specifications

(V_{DD} = 3.3 V \pm 5% or 2.5 V \pm 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
F _{IN}	Input frequency	Differential input	DC	_	1.5	GHz
		Single-ended CMOS input ^[8]	DC	_	250	MHz
F _{OUT}	Output frequency	F _{OUT} = F _{IN} , differential input	DC	_	1.5	GHz
		$F_{OUT} = F_{IN}$, single-ended CMOS input ^[8]	DC	_	250	MHz
t _{PD} ^[9]	Propagation delay input pair to output pair	Input rise/fall time < 1.5 ns (20% to 80%)	-	-	600	ps
t _{ODC} ^[10]	Output duty cycle	50% duty cycle at input Frequency range up to 1 GHz, differential input	48	-	52	%
		50% duty cycle at input Frequency range up to 250 MHz, Single-ended CMOS input ^[8]	45	-	55	%
t _{SK1} ^[11]	Output-to-output skew	Any output to any output, with same load conditions at DUT	-	-	40	ps
t _{SK1 D} ^[11]	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	_	150	ps
PN _{ADD}	Additive RMS phase noise 156.25-MHz	Offset = 1 kHz	-	-	-120	dBc/Hz
	input Rise/fall time < 150 ps (20% to 80%) V _{ID} > 400 mV	Offset = 10 kHz	_	_	-135	dBc/Hz
	AID > 400 IIIA	Offset = 100 kHz	_	_	-135	dBc/Hz
		Offset = 1 MHz	_	_	-150	dBc/Hz
		Offset = 10 MHz	_	_	-154	dBc/Hz
		Offset = 20 MHz	_	_	-155	dBc/Hz
t _{JIT} ^[12]	Additive RMS phase jitter (Random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV	_	-	0.11	ps
t _R , t _F ^[13]	Output rise/fall time, single-ended	50% duty cycle at input, 20% to 80% of full swing (V _{OL} to V _{OH}) Input rise/fall time < 1.5 ns (20% to 80%) Measured at 1 GHz	_	_	300	ps

Notes
8. Refer to Figure 10 on page 9.
9. Refer to Figure 5 on page 7.
10. Refer to Figure 6 on page 7.
11. Refer to Figure 7 on page 8.
12. Refer to Figure 8 on page 8.
13. Refer to Figure 9 on page 8.



Figure 2. LVDS Output Termination




Figure 3. Input Differential and Common Mode Voltages




Figure 4. Output Differential and Common Mode Voltages




Figure 5. Input to Any Output Pair Propagation Delay




Figure 6. Output Duty Cycle






Figure 7. Output-to-output and Device-to-device Skew




Figure 8. RMS Phase Jitter





Figure 9. Output Rise/Fall Time






Application Information

CY2DL15110 can be used with a single-ended CMOS input by biasing the Complementary Input Clock (INx#). "True" input pins (INx) of differential input pair can be fed with a single-ended CMOS input signal. The "complementary" input pin (INx#) of the same differential input pair can be biased with VREF.

Figure 10 shows the schematic which can be used to give single-ended CMOS input to the CY2DL15110.

The reference voltage VREF = VDD/2, is generated by the bias resistors R1, R2 and capacitor C0. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the VREF in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and VDD = 3.3 V, VREF should be 1.25 V and R2/R1 = 0.609.

Figure 10. Application Example






Ordering Information

Part Number	Туре	Production Flow
Pb-free		
CY2DL15110AZC	32-pin TQFP	Commercial, 0 °C to 70 °C
CY2DL15110AZCT	32-pin TQFP tape and reel	Commercial, 0 °C to 70 °C
CY2DL15110AZI	32-pin TQFP	Industrial, –40 °C to 85 °C
CY2DL15110AZIT	32-pin TQFP tape and reel	Industrial, –40 °C to 85 °C


Ordering Code Definitions





Package Dimension

Figure 11. 32-pin TQFP (7 × 7 × 1.0 mm) A3210 Package Outline, 51-85063





Acronyms

Acronym	Description	
ESD	electrostatic discharge	
HBM	human body model	
I/O	input/output	
JEDEC	DEC joint electron devices engineering council	
LVDS	low-voltage differential signal	
LVCMOS low-voltage complementary metal oxide semiconductor		
LVTTL low-voltage transistor-transistor logic		
RMS	root mean square	
TQFP	thin quad flat pack	

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
dBc	decibels relative to the carrier	
GHz	gigahertz	
Hz	hertz	
I/O	nput/output	
kHz	kilohertz	
kΩ	kilohm	
μΑ	microampere	
mA	milliampere	
mm	millimeter	
ms	millisecond	
mV	millivolt	
MHz	megahertz	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
ps	picosecond	
V	volt	
W	watt	



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3269680	CXQ	06/02/2011	New Datasheet.
*A	3292902	CXQ	06/27/2011	Minor edits in Logic Block Diagram (changed the OE resistor value from 100k to R_P). Minor edits in Figure 2 and Figure 4 (Replaced "Q" and "Q#" with "Q $_X$ " and "Q $_X$ #"). Deleted the Notes "Refer to Figure 2." and "Refer to Figure 4." in page 7 and their references in Figure 2 and Figure 4.
*B	3357978	BASH	09/07/2011	Updated Operating Conditions (Added a parameter t _{STARTUP} and its details). Updated Package Dimension.
*C	3548521	BASH	03/12/2012	Changed status from Advance to Final. Post to external web.
*D	3979416	PURU	04/23/2013	Updated Logic Block Diagram (Removed OE related information). Updated Pinouts (Removed OE related information). Updated Pin Definitions (Replaced OE with NC/GND in "Pin Name" column and also updated description accordingly). Updated DC Electrical Specifications (Removed OE related information, removed I _{OZ} parameter and its details).
*E	4592452	XHT	12/10/2014	Added related documentation hyperlink in page 1. Updated Features. Modified input from LVDS to LVPECL, LVDS, HCSL, or CML in Functional Description. Updated Pin Definitions. Added Application Information. Added Figure 10. Added Junction temperature 135 °C and Thermal resistance 69 °C/W, in Absolute Maximum Ratings. Updated AC Electrical Specifications. Added output FIN, FOUT, and todo specifor Single-ended CMOS input.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com