TS5A4594 SINGLE-CHANNEL 8- Ω SPST ANALOG SWITCH

SCDS179 - FEBRUARY 2005


Description

The TS5A4594 is a single-pole single-throw (SPST) analog switch that is designed to operate from 2 V to 5.5 V. This device can handle both digital and analog signals, and signals up to V_{+} can be transmitted in either direction.

Applications

- Sample-and-Hold Circuits
- Battery-Powered Equipment (Cellular Phones, PDAs)
- Audio and Video Signal Routing
- Communication Circuits
- PCMCIA Cards

SOT-23 OR SC-70 PACKAGE (TOP VIEW)



FUNCTION TABLE

IN	NO TO COM, COM TO NO
L	OFF
Н	ON

Features

- Low ON-State Resistance (8 Ω)
- ON-State Resistance Flatness (1.5 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection (5 pC Max)
- 450-MHz –3-dB Bandwidth at 25°C
- Low Total Harmonic Distortion (THD) (0.04%)
- 2-V to 5.5-V Single-Supply Operation
- Specified at 5-V and 3.3-V Nodes
- -82-dB OFF-Isolation at 1 MHz
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- 0.5-nA Max OFF Leakage
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- TTL/CMOS-Logic Compatible

Summary of Characteristics

 $V_{+} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$

Configuration	Single Pole Single Throw (SPST)
Number of channels	1
ON-state resistance (ron)	8Ω
ON-state resistance flatness (r _{on(flat)})	1.5 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	17 ns/14 ns
Charge injection (Q _C)	5 pC
Bandwidth (BW)	450 MHz
OFF isolation (O _{ISO})	-82 dB at 1 MHz
Total harmonic distortion (THD)	0.04%
Leakage current (I _{COM(OFF)} /I _{NO(OFF)})	±0.5 nA
Power-supply current (I ₊)	0.25 μΑ
Package option	5-pin SOT-23 or SC-70

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)
4000 1- 0500	SOT (SOT-23) – DBV	Tape and reel	TS5A4594DBVR	JSA_
-40°C to 85°C	SOT (SC-70) - DCK	Tape and reel	TS5A4594DCKR	JS_


Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
 DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Pin Configurations





Absolute Minimum and Maximum Ratings(1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾		-0.3	6	V
$V_{NO} \ V_{COM}$	Analog voltage range ⁽³⁾⁽⁴⁾		-0.3	V ₊ + 0.3	<
I _K	Analog port diode current	$V_{NO}, V_{COM} < 0$	-50		mA
I _{NO} I _{COM}	On-state switch current	V_{NO} , $V_{COM} = 0$ to V_{+}	-20	20	mA
I _{NO} I _{COM}	On-state switch current (pulsed at 1 ms, 10% duty cycle)	V_{NO} , $V_{COM} = 0$ to V_{+}	-40	40	mA
VI	Digital input voltage range(3)(4)	·	-0.3	6	V
I _{IK}	Digital input clamp current	V ₁ < 0	-50		mA
I ₊	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100		mA
	D. d	DBV package		206	0000
θ_{JA}	Package thermal impedance ⁽⁵⁾	DCK package		252	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽⁴⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁵⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCDS179 - FEBRUARY 2005

Electrical Characteristics for 5-V Supply⁽¹⁾ $V_+ = 4.5$ V to 5.5 V, $V_{IH} = 2.4$ V, $V_{IL} = 0.8$ V, $T_A = -40$ °C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	IS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch	•					•			
Analog signal range	V _{COM} , V _{NO}					0		V ₊	V
ON-state	r _{on}	V _{NO} = 3.5 V,	Switch ON,	25°C	4.5 V		5	8	Ω
resistance	ion	I _{COM} = 10 mA,	See Figure 13	Full	4.5 V			10	32
ON-state resistance		V _{NO} = 1.5 V, 2.5 V, 3.5 V,	Switch ON,	25°C	4.5 V		0.5	1.5	Ω
flatness	r _{on(flat)}	$I_{COM} = 10 \text{ mA},$	See Figure 13	Full	4.5 V			2	22
NO OFF lealware		$V_{NO} = 1 \text{ V}, V_{COM} = 4.5 \text{ V},$	Switch OFF,	25°C	5514	-0.5	0.01	0.5	
OFF leakage current	I _{NO(OFF)}	$V_{NO} = 4.5 \text{ V}, V_{COM} = 1 \text{ V},$	See Figure 14	Full	5.5 V	-5		5	nA
COM	V _{COM} = 1 V, V _{NO} = 4.5 V, Switch OF		Switch OFF,	25°C		-0.5	0.01	0.5	
OFF leakage current	I _{COM(OFF)}	$V_{COM} = 4.5 \text{ V}, V_{NO} = 1 \text{ V},$	See Figure 14	Full	5.5 V	-5		5	nA
NO ON leakage		V _{NO} = 1 V, V _{COM} = 1 V, or V _{NO} = 4.5 V, V _{COM} = 4.5 V,	Switch ON,	25°C	551	-1	0.01	1	- 4
current	I _{NO(ON)}	$v_{NO} = 4.5 \text{ v}, v_{COM} = 4.5 \text{ v},$ or $v_{NO} = 1 \text{ V}, 4.5 \text{ V}, v_{COM} = \text{Open},$	See Figure 15	Full	5.5 V	-10		10	nA
СОМ		$V_{COM} = 1 \text{ V}, V_{NO} = 1 \text{ V},$	Switch ON,	25°C		-1	0.01	1	
ON leakage current	N leakage $I_{COM(ON)} V_{COM} = 4.5 \text{ V}, V_{NO} = 4.5 \text{ V},$		See Figure 15	Full	5.5 V	-10		10	nA
Digital Control In	put (IN)					•			
Input logic high	V _{IH}			Full		2.4		5.5	V
Input logic low	V _{IL}			Full		0		0.8	٧
Input leakage current	I _{IH} , I _{IL}	V _I = V ₊ or 0		25°C Full	5 V	-0.5 -5	0.01	0.5 5	μА

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A4594 SINGLE-CHANNEL 8- Ω SPST ANALOG SWITCH



SCDS179 - FEBRUARY 2005

Electrical Characteristics for 5-V Supply⁽¹⁾ (continued) $V_+ = 4.5 \text{ V}$ to 5.5 V, $T_A = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time		V _{NO} = 3 V,	Can Figure 17	25°C	5 V		12	17	
rum-on time	t _{ON}	$R_L = 300 \Omega$, $C_L = 35 pF$,	See Figure 17	Full	4.5 V to 5.5 V			19	ns
Turn-off time	+	$V_{COM} = 3 V$	See Figure 17	25°C	5 V		9	14	nc
Turr-on time	t _{OFF}	$R_L = 300 \Omega$, $C_L = 35 pF$,	See Figure 17	Full	4.5 V to 5.5 V			17	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0$, $R_{GEN} = 0$ $C_L = 1$ nF,	See Figure 20	25°C	5 V		2	5	pC
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = 0 V, f = 1 MHz	Switch OFF, See Figure 16	25°C	5 V		6.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = 0 V, f = 1 MHz,	Switch OFF, See Figure 16	25°C	5 V		6.5		pF
NO ON capacitance	C _{NO(ON))}	V _{NO} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	5 V		13		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	5 V		13		pF
Digital input capacitance	Cı	V _I = 0 V,	See Figure 16	25°C	5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Signal = 0 dBm,	Switch ON, See Figure 18	25°C	5 V		450		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $V_{NO} = 1 V_{RMS}$ $f = 1 MHz$, $C_L = 5 pF$	Switch OFF, See Figure 19	25°C	5 V		-82		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 pF$, $V_{SOURCE} = 5 V_{p-p}$,	f = 20 Hz to 20 kHz, See Figure 21	25°C	5 V		0.04		%
Supply									
Positive supply		V V « CND	Switch ON or OFF	25°C	5.5 V		0.01	0.25	^
current I ₊		$V_I = V_+ \text{ or GND},$	Full	5.5 V			1	μΑ	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



SCDS179 - FEBRUARY 2005

Electrical Characteristics for 3-V Supply⁽¹⁾ $V_+ = 2.7 \text{ V}$ to 3.6 V, $T_A = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIO	NS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch	•				•	•			
Analog signal range	V _{COM} , V _{NO}					0		V ₊	٧
ON-state	r _{on}	V _{NO} = 1.5 V,	Switch ON,	25°C	2.7 V		9.5	16	Ω
resistance	.011	$I_{COM} = 10 \text{ mA},$	See Figure 13	Full				20	
ON-state resistance	r m	V _{NO} = 1.5 V, 2.5 V,	Switch ON,	25°C	2.7 V		1.8	6	Ω
flatness	ron(flat)	$I_{COM} = 10 \text{ mA},$	See Figure 13	Full	Z.7 V			7	32
NO OFF leakage		$V_{NO} = 1 \text{ V}, V_{COM} = 3 \text{ V},$	Switch OFF,	25°C	0.01/	-0.5	0.01	0.5	
OFF leakage current	I _{NO(OFF)}	$V_{NO} = 3 \text{ V}, V_{COM} = 1 \text{ V},$	See Figure 14	Full	3.6 V	-5		5	nA
COM		V _{COM} = 1 V, V _{NO} = 3 V,	Switch OFF,	25°C	3.6 V	-0.5	0.01	0.5	
OFF leakage current	ICOM(OFF)	$V_{COM} = 3 \text{ V}, V_{NO} = 1 \text{ V},$	See Figure 14	Full		-5		5	nA
NO ON leakage		$V_{NO} = 1 \text{ V}, V_{COM} = 1 \text{ V},$	Switch ON,	25°C	001	-1	0.01	1	4
current	I _{NO(ON)}	$V_{NO} = 3 \text{ V, } V_{COM} = 3 \text{ V,}$ or $V_{NO} = 1 \text{ V, } 3 \text{ V, } V_{COM} = \text{Open,}$	See Figure 15	Full	3.6 V	-10		10	nA
COM		V _{COM} = 1 V, V _{NO} = 1 V, or	Switch ON,	25°C		-1	0.01	1	
ON leakage current	ICOM(ON)	$V_{COM} = 3 \text{ V}, V_{NO} = 3 \text{ V},$ or $V_{COM} = 1 \text{ V}, 3 \text{ V}, V_{NO} = \text{Open},$	See Figure 15	Full	3.6 V	-10		10	nA
Digital Control In	put (IN)								
Input logic high	V _{IH}			Full		2		5.5	V
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage current	I _{IH} , I _{IL}	V _I = V ₊ or 0	25°C Full	3.6 V	-0.5 -5	0.01	0.5 5	nA	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A4594 SINGLE-CHANNEL 8- Ω SPST ANALOG SWITCH



SCDS179 - FEBRUARY 2005

Electrical Characteristics for 3-V Supply⁽¹⁾ (continued) $V_+ = 2.7 \text{ V to } 3.6 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST COND	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic	•								
Turn-on time		V _{NO} = 2 V,	C _L = 35 pF,	25°C	3 V		20	30	
rum-on ume	t _{ON}	$R_L = 300 \Omega$,	See Figure 17	Full	2.7 V to 3.6 V			35	ns
Turn-off time	+	$V_{COM} = 2 V$	$C_L = 35 pF,$	25°C	3 V		15	25	ns
rum-on ume	t _{OFF}	$R_L = 300 \Omega$,	See Figure 17	Full	2.7 V to 3.6 V			30	115
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1$ nF,	See Figure 20	25°C	3 V		1	4	pC
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = 0 V, f = 1 MHz,	Switch OFF, See Figure 16	25°C	3 V		6.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = 0 V, f = 1 MHz,	Switch OFF, See Figure 16	25°C	3 V		6.5		pF
NO ON capacitance	C _{NO(ON)}	V _{NO} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	3 V		13		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	3 V		13		pF
Digital input capacitance	CI	V _I = 0 V,	See Figure 16	25°C	3 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Signal = 0 dBm	Switch ON, See Figure 18	25°C	3 V		450		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, $V_{NO} = 1 V_{RMS}$,	Switch OFF, See Figure 19	25°C	3 V		-82		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 pF$, $V_{SOURCE} = 3 V_{p-p}$	f = 20 Hz to 20 kHz, See Figure 21	25°C	3 V		0.09		%
Supply									
Positive supply current	I ₊	$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	5.5 V		0.01	0.25	μА

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



TYPICAL PERFORMANCE




Figure 6. t_{ON} and t_{OFF} vs Supply Voltage








Figure 7. t_{ON} and t_{OFF} vs Temperature ($V_{+} = 5 \text{ V}$)




Figure 8. Logic-Level Threshold vs V₊




Figure 9. Bandwidth (Gain vs Frequency) $(V_+ = 5 \text{ V})$




Figure 10. OFF Isolation vs Frequency




Figure 11. Power-Supply Current vs Temperature




Figure 12. Total Harmonic Distortion vs Frequency



SCDS179 - FEBRUARY 2005

PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION
1	COM	Common
2	NO	Normally open
3	GND	Digital ground
4	IN	Digital control pin to connect COM to NO
5	V ₊	Power supply

PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION DESCRIPTION
V _{COM}	Voltage at COM
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
C _I	Capacitance of control input (IN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
l ₊	Static power-supply current with the control (IN) pin at V ₊ or GND



PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (ron)




Figure 14. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NO(OFF)}$)




Figure 15. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NO(ON)}$)







Figure 16. Capacitance (C_I, $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NO(OFF)}$, $C_{NO(ON)}$)



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f < 5~ns$, $t_f < 5~ns$.
- $^{(2)}$ C_L includes probe and jig capacitance.
- (3) See Electrical Characteristics for V_{COM}.

Figure 17. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})




Figure 18. Bandwidth (BW)








Figure 19. OFF Isolation (O_{ISO})



- (1) C_L includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r < 5$ ns. $t_f < 5$ ns.

Figure 20. Charge Injection (Q_C)



(1) C_L includes probe and jig capacitance.

Figure 21. Total Harmonic Distortion (THD)





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_		_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TS5A4594DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JSAR	Samples
TS5A4594DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JSAR	Samples
TS5A4594DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JSAR	Samples
TS5A4594DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JS5 ~ JSF ~ JSR)	Samples
TS5A4594DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JS5 ~ JSF ~ JSR)	Samples
TS5A4594DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JS5 ~ JSF ~ JSR)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



PACKAGE OPTION ADDENDUM

11-Apr-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jun-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficults are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A4594DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A4594DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
TS5A4594DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 7-Jun-2013



*All dimensions are nominal

7 til dilitioriolorio dio monimal								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TS5A4594DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0	
TS5A4594DCKR	SC70	DCK	5	3000	180.0	180.0	18.0	
TS5A4594DCKR	SC70	DCK	5	3000	180.0	180.0	18.0	

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com