Panasonic

AN32151A

http://www.semicon.panasonic.co.jp/en/

7 x 17 Dots Matrix LED Driver LSI

FEATURES

- 7 x 17 LED Matrix Driver (Total LED that can be driven = 119)
- Internal memory RAM (1-side)
- LDO (1-ch)
- I2C interface + SPI interface
- 49 pin Wafer Level Chip Size Package (WLCSP)


DESCRIPTION

AN32151A is a 7 x 17 LED Matrix Driver equipped with RAM.

APPLICATIONS

- Mobile Phone
- Smart Phone
- PCs
- Game Consoles
- Home Appliances etc.

TYPICAL APPLICATION



Note)

The application circuit is an example. The operation of the mass production set is not guaranteed. Sufficient evaluation and verification is required in the design of the mass production set. The Customer is fully responsible for the incorporation of the above illustrated application circuit in the design of the equipment.

Established: 2009-07-23 Revised: 2013-04-01

AN32151A

CONTENTS

| ■ FEATURES | 1 |
|------------------------------------|----|
| ■ DESCRIPTION | 1 |
| ■ APPLICATIONS | 1 |
| ■ TYPICAL APPLICATION | 1 |
| ■ CONTENTS | |
| ■ ABSOLUTE MAXIMUM RATINGS | 3 |
| ■ POWER DISSIPATION RATING | 3 |
| ■ RECOMMENDED OPERATING CONDITIONS | 4 |
| ■ ELECTRICAL CHARACTERISTICS | 5 |
| ■ PIN CONFIGURATION | |
| ■ PIN FUNCTIONS | 14 |
| ■ FUNCTIONAL BLOCK DIAGRAM | |
| ■ OPERATION | |
| ■ PACKAGE INFORMATION | 52 |
| ■ IMPORTANT NOTICE | 53 |

AN32151A

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit | Note |
|--------------------------------|---|---------------|------|------|
| | VDD _{MAX} | 4.3 | V | *1 |
| Supply voltage | VB _{MAX} | 6.0 | V | *1 |
| | VLED _{MAX} | 6.5 | V | *1 |
| Operating ambience temperature | T _{opr} | –30 to + 85 | °C | *2 |
| Operating junction temperature | T _j | - 30 to + 125 | °C | *2 |
| Storage temperature | T _{stg} | – 55 to + 125 | °C | *2 |
| land Vallana Danas | SCE, SLASEL, SCLK, SDI | - 0.3 to 4.3 | V | _ |
| Input Voltage Range | SERSEL, EXTCLK, NRST, LDOCNT, LEDCTL | - 0.3 to 6.0 | V | _ |
| | SDO, CLKOUT | - 0.3 to 4.3 | V | _ |
| | LDO | - 0.3 to 6.0 | V | _ |
| Output Voltage Range | X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16 Y0, Y1, Y2, Y3, Y4, Y5, Y6 | - 0.3 to 6.5 | V | _ |
| ESD | HBM | 1.5 to 2.0 | kV | _ |

Note) This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteeable as it is higher than our stated recommended operating range.

When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected.

POWER DISSIPATION RATING

| PACKAGE | θ _{JA} | P _D (Ta=25 °C) | P _D (Ta=85 °C) |
|--|-----------------|---------------------------|---------------------------|
| 49 pin Wafer Level Chip Size Package (WLCSP) | 171.05 °C /W | 0.585 W | 0.234 W |

Note) For the actual usage, please refer to the P_D-Ta characteristics diagram in the package specification, follow the power supply voltage, load and ambient temperature conditions to ensure that there is enough margin and the thermal design does not exceed the allowable value.



CAUTION

Although this LSI has built-in ESD protection circuit, it may still sustain permanent damage if not handled properly. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates.

Page 3 of 53

^{*1:} $VDD_{MAX} = VDD$, $VB_{MAX} = VB$, $VLED_{MAX} = VLED$.

The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

^{*2:} Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for T_a = 25°C.

AN32151A

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Note |
|----------------------|---|-------|------|------------|------|------|
| | VDD | 1.7 | 2.6 | 3.5 | V | *1 |
| Supply voltage range | VB | 3.1 | 3.6 | 4.6 | V | *1 |
| | VLED | 3.1 | 4.9 | 5.6 | V | *1 |
| | SCE, SLASEL, SCLK, SDI | - 0.3 | _ | VDD + 0.3 | V | *2 |
| Input Voltage Range | SERSEL, EXTCLK, NRST, LDOCNT, LEDCTL | - 0.3 | _ | VB + 0.3 | V | *2 |
| | SDO, CLKOUT | - 0.3 | _ | VDD + 0.3 | V | *2 |
| | LDO | - 0.3 | _ | VB + 0.3 | V | *2 |
| Output Voltage Range | X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16 Y0, Y1, Y2, Y3, Y4, Y5, Y6 | - 0.3 | _ | VLED + 0.3 | V | *2 |

Note) *1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

Do not apply external currents and voltages to any pin not specifically mentioned.

Voltage values, unless otherwise specified, are with respect to GND. GND is voltage for AGND, PGND1, PGND2

Voltage values, unless otherwise specified, are with respect to GND. GND is voltage for AGND, PGND1, PGND2 and PGND3.

VDD is voltage for VDD. VB is voltage for VB. VLED is voltage for VLED.

*2: (VDD + 0.3) V must not exceed 4.3 V. (VB + 0.3) V must not exceed 6 V. (VLED + 0.3) V must not exceed 6.5 V.

AN32151A

ELECTRICAL CHARACTERISTICS

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V

Note) $\rm T_a$ = 25 $^{\circ} \rm C \pm 2 \ ^{\circ} \rm C$ unless otherwise specified.

| | Davamatan | Comple al | Symbol Condition | | Limits | | 111:0:4 | Nata | |
|----|--------------------------------------|-----------|---|--------------|--------|---------------------------|---------|------|--|
| | Parameter | Symbol | Condition | Min | Тур | Max | Unit | Note | |
| Cu | rrent consumption | | | | | | | | |
| | Current consumption (1) Off mode | ICC1 | VB = 3.6 V LDOCNT = Low | _ | 0 | 1 | μА | _ | |
| | Current consumption (2) Normal mode | ICC2 | VB = 3.6 V LDOCNT = High ILOAD = 0 μA | _ | 14 | 20 | μА | | |
| Re | ference voltage source | | | | | | | | |
| | Output voltage | VREF | VB = 3.6 V I _{VREF} = 0 μA | 1.17 | 1.20 | 1.23 | V | _ | |
| EX | EXTCLK, NRST, LDOCNT, SERSEL, LEDCTL | | | | | | | | |
| | High-level input voltage range | VIH1 | High-level recognition voltage | 1.4 | _ | VB + 0.3 | V | _ | |
| | Low-level input voltage range | VIL1 | Low-level recognition voltage | -0.3 | _ | 0.4 | ٧ | _ | |
| | High-level input current | IIH1 | Vin = 1.85 V | _ | 0 | 1 | μА | _ | |
| | Low-level input current | IIL1 | Vin = 0 V | _ | 0 | 1 | μА | _ | |
| sc | LK, SDI | | | | | ' | | | |
| | High-level input voltage range | VIH2 | High-level recognition voltage | VDD × 0.7 | _ | VDD _m ax + 0.5 | V | _ | |
| | Low-level input voltage range | VIL2 | Low-level recognition voltage | - 0.5 | _ | VDD × 0.3 | V | _ | |
| | High-level input current | IIH2 | Vin = 1.85 V | _ | 0 | 1 | μА | _ | |
| | Low-level input current | IIL2 | Vin = 0 V | _ | 0 | 1 | μА | _ | |
| | Low-level output voltage (1) | VOL1 | I _{SDI} = 3 mA, VDD > 2 V VOL1 = V _{SDI} | 0 | _ | 0.4 | V | _ | |
| | Low-level output voltage (2) | VOL2 | I _{SDI} = 3 mA, VDD < 2 V VOL2 = V _{SDI} | 0 | _ | VDD × 0.2 | V | _ | |
| | Clock frequency | FSCL | Input frequency at SCLK | 0 | _ | 400 | kHz | _ | |

AN32151A

ELECTRICAL CHARACTERISTICS (continued)

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V

Note) $\rm T_a$ = 25 $^{\circ}\rm C \pm 2 \ ^{\circ}\rm C$ unless otherwise specified.

| | Dougmotor | Cumbal | Symbol Condition | | Limit | s | l lmi4 | Note | | |
|----|----------------------------------|----------------------|--|--------------|-------|-----------------------------|--------|------|--|--|
| | Parameter | Symbol | Condition | Min | Тур | Max | Unit | Note | | |
| sc | E, SLASEL | | | | | | | | | |
| | High-level input voltage range | VIH3 | High-level recognition voltage | VDD × 0.7 | _ | VDD _{max} + 0.5 | ٧ | _ | | |
| | Low-level input voltage range | VIL3 | Low-level recognition voltage | - 0.5 | _ | VDD × 0.3 | ٧ | _ | | |
| | High-level input current | IIH3 | Vin = 1.85 V | _ | 0 | 1 | μА | _ | | |
| | Low-level input current | IIL3 | Vin = 0 V | _ | 0 | 1 | μА | _ | | |
| SD | O, CLKOUT | | | | | | | | | |
| | High-level output voltage | VOH4 | lin = – 2 mA | VDD × 0.8 | _ | _ | ٧ | _ | | |
| | Low-level output voltage | VOL4 | lin = 2 mA | _ | _ | VDD × 0.2 | V | _ | | |
| Со | Constant voltage source (LDO) | | | | | | | | | |
| | Output voltage (1) | VL1 | I _{LDO} = - 10 μA | 1.79 | 1.85 | 1.91 | V | _ | | |
| | Output voltage (2) | VL2 | VB = 3.1 V I _{LDO} = - 30 mA | 1.79 | 1.85 | 1.91 | ٧ | _ | | |
| | Short-circuit protection current | LDOCNT = "H" | | 50 | 100 | 200 | mA | _ | | |
| | Ripple rejection ratio (1) | VB = 3.6 V + 0.2 V[p | | _ | - 45 | -40 | dB | _ | | |
| | Ripple rejection ratio (2) | PSL12 | $VB = 3.6 V + 0.2 V[p-p]$ $f = 10 kHz$ $I_{LDO} = -15 mA$ $PSL12 = 20log(acV_{LDO} / 0.2)$ | _ | - 35 | - 25 | dB | _ | | |
| Os | cillator | | | | | | | | | |
| | Oscillation frequency | FOSC | OSCEN = [1] | 0.96 | 1.2 | 1.44 | MHz | _ | | |
| SD | SDO, CLKOUT | | | | | | | | | |
| | High-level output voltage | VOH4 | lin = – 2 mA | VDD × 0.8 | _ | _ | V | _ | | |
| | Low-level output voltage | VOL4 | lin = 2 mA | _ | _ | VDD × 0.2 | ٧ | _ | | |

AN32151A

ELECTRICAL CHARACTERISTICS (continued)

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V

Note) $\rm T_a$ = 25 $^{\circ}\rm C \pm 2 \ ^{\circ}\rm C$ unless otherwise specified.

| | Davamatar | Cumbal | Condition | | Limits | | l lmi4 | Note |
|---|------------------------------|-------------|--|-------|--------|-------|--------|-------|
| | Parameter | Symbol | Condition | Min | Тур | Max | Unit | Note |
| C | onstant current sourc | e (for mati | rix LED) | | | | | |
| | Output current (1) IMX1 | | Output current (1) At 1.400 mA setup V_{x0} to $V_{x16} = 1 V$ $IMX1 = I_{x0}$ to I_{x16} | | 1.400 | 1.512 | mA | *1, 2 |
| | Output current (2) | IMX2 | At 2.800 mA setup V_{X0} to $V_{X16} = 1 \text{ V}$ IMX2 = I_{X0} to I_{X16} | 2.576 | 2.800 | 3.024 | mA | *1, 2 |
| | Output current (3) | IMX4 | At 5.600 mA setup V_{X0} to $V_{X16} = 1 \text{ V}$ IMX4 = I_{X0} to I_{X16} | 5.152 | 5.600 | 6.048 | mA | *1, 2 |
| | Output current (4) | IMX8 | At 11.20 mA setup V_{X0} to $V_{X16} = 1 \text{ V}$ IMX8 = I_{X0} to I_{X16} | 10.30 | 11.20 | 12.10 | mA | *1, 2 |
| | Output current (5) | IMX16 | At 21.00 mA setup V_{X0} to $V_{X16} = 1 \text{ V}$ IMX16 = I_{X0} to I_{X16} | 19.32 | 21.00 | 22.68 | mA | *1, 2 |
| | Leak current at Off mode | IMXOFF | At Off setup V_{X0} to V_{X16} = 4.75 V IMXOFF = I_{X0} to I_{X16} | _ | _ | 1 | μА | _ |
| | Error between channels IMXCH | | Difference current between the average of all channels and each channel | | _ | 5 | % | *2 |
| S | SCAN switch | | | | | | | |
| | Resistance at switch On | RSCAN | V_{VLED} = 4.62 V I_{Y0} to I_{Y6} = - 5 mA RSCAN = V_{Y0} to V_{Y6} / 5 mA | _ | 1 | 2 | Ω | _ |

Note) *1 : Values when recommended parts (ERJ2RHD393X) are used for IREF pin. The other current settings are combination of above items.

^{*2 :} All of the setting values of matrix block are with absolute accuracy of \pm 8 %, the error between channels of \pm 5 %.

AN32151A

ELECTRICAL CHARACTERISTICS (continued)

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V


Note) $\rm T_a$ = 25 $^{\circ}\rm C \pm 2 \ ^{\circ}\rm C$ unless otherwise specified.

| | Parameter | Cumbal | Condition | | Limits | | Unit | Note | | |
|----|---|------------------|---|---------|-----------|---------|------|----------|--|--|
| | Parameter | Symbol Condition | | Min | Тур | Max | Unit | Note | | |
| Со | onstant current source (for matrix LED) | | | | | | | | | |
| | Saturation voltage | Vsat | Voltage value when the setting current value changes to 5 % or more of by V _{X0} to V _{X16} | _ | 0.2 | 0.4 | V | | | |
| тѕ | D (Thermal shutdown protection | circuit) | | | | | | | | |
| | Detection temperature | Tdet | Temperature which LDO, Constant current circuit, and Matrix SW turn off. | _ | 160 | _ | °C | *3 *4 | | |
| | Recovery temperature | Tsd11 | Recovering temperature | | 110 | _ | °C | *4 *5 | | |
| Со | nstant voltage regulator (LDO) | Output ca | apacitor : 1 μF, Output capacito | r's ESR | : less th | nan 0.1 | Ω | | | |
| | Rise time | Tsu1 | Time until output voltage reaches 0 V to 0%. (No load) | _ | 0.25 | _ | ms | *4 | | |
| | Fall time | Tsd1 | Time until output voltage reaches 10 %. | _ | 5 | _ | ms | *4 | | |
| | Maximum load current | IOMAX1 | _ | _ | 15 | _ | mA | *4 | | |
| | Load transient response (1) | Vtr11 | lout = $-50 \mu A \rightarrow -15 \text{ mA } (1 \mu \text{s})$ | _ | 70 | _ | mV | *4 | | |
| | Load transient response (2) | Vtr12 | lout = $-15 \text{ mA} \rightarrow -50 \mu\text{A} (1 \mu\text{s})$ | _ | 70 | _ | mV | *4 | | |

Note) *3: LDO, Constant current circuit, and Matrix SW turn off when TSD operates.

*4 : Typical Design Value

*5 : LDO only recovers after TSD becomes ON state. Logic block becomes reset state.




ELECTRICAL CHARACTERISTICS (continued)

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V

Note) $\rm T_a$ = 25 $^{\circ}\rm C \pm 2 \ ^{\circ}\rm C$ unless otherwise specified.

| Parameter | Comple at | Condition | | Limits | | Unit | Note | | |
|--|-------------|-----------------------------------|-------|--------|-----|------|------|--|--|
| Parameter | Symbol | Symbol | | Тур | Max | Unit | Note | | |
| Nicrocomputer interface characteristics (VDD = 1.85 V \pm 3%) Reception timing | | | | | | | | | |
| SCLK cycle period | tscyc1 | _ | _ | 152 | _ | ns | *4 | | |
| SCLK cycle period High period | twhc1 | _ | _ | 70 | _ | Ns | *4 | | |
| SCLK cycle period Low period | Twlc1 | _ | _ | 70 | _ | Ns | *4 | | |
| Serial data setup time | Tss1 | _ | _ | 62 | _ | ns | *4 | | |
| Serial data hold time | tsh1 | _ | _ | 62 | _ | ns | *4 | | |
| Transceiving interval | tcsw1 | _ | _ | 62 | _ | ns | *4 | | |
| Chip enable setup time | tcss1 | _ | _ | 5 | _ | ns | *4 | | |
| Chip enable hold time | tcgh1 | _ | _ | 5 | _ | ns | *4 | | |
| Microcomputer interface characteri | istics (VDD | = 1.85 V \pm 3%) Transmission t | iming | | | | | | |
| SCLK cycle period | tscyc1 | _ | _ | 152 | _ | ns | *4 | | |
| SCLK cycle period High period | twhc1 | _ | _ | 70 | _ | ns | *4 | | |
| SCLK cycle period Low period | twlc1 | _ | _ | 70 | _ | ns | *4 | | |
| Serial data setup time | tss1 | _ | _ | 62 | _ | ns | *4 | | |
| Serial data hold time | tsh1 | _ | _ | 62 | _ | ns | *4 | | |
| Transceiving interval | tcsw1 | _ | _ | 62 | _ | ns | *4 | | |
| Chip enable setup time | tcss1 | _ | _ | 5 | _ | ns | *4 | | |
| Chip enable hold time | tcgh1 | _ | _ | 5 | _ | ns | *4 | | |
| DC delay time | tdodly1 | Read mode only | _ | 30 | _ | ns | *4 | | |

Note) *4 : Typical Design Value



Page 9 of 53

AN32151A

ELECTRICAL CHARACTERISTICS (continued)

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V

Note) $\rm T_a$ = 25 $^{\circ}\rm C \pm 2 \ ^{\circ}\rm C$ unless otherwise specified.

| | Doromotor | Symbol | Condition | L | imits | | Unit | Note |
|------------------|--|----------|--|---------------------------|-------|-----|-------|----------|
| | Parameter | Syllibol | Symbol Condition | | Тур | Max | Ullit | Note |
| l ² (| C bus (Internal I/O stage characteris | tics) | | | | | | |
| | Hysteresis of Schmitt trigger input 1 | Vhys1 | Hysteresis of SCLK, SDI VDD > 2 V | 0.05 × VDD | _ | _ | V | *6 *7 |
| | Hysteresis of Schmitt trigger input 2 | Vhys2 | Hysteresis of SCLK, SDI VDD < 2 V | 0.1 × VDD | _ | _ | V | *6 *7 |
| | Output fall time from V_{IHmin} to V_{ILmax} | Tof | Bus capacitance : 10 pF to 400pF $I_P \leq 6 \text{ mA (V}_{OLmax} = 0.6 \text{ V)}$ $I_P : Max. \text{ sink current}$ | 20 + 0.1C _b | _ | 250 | ns | *6 *7 |
| | Pulse width of spikes which must be suppressed by the input filter | Tsp | _ | 0 | _ | 50 | ns | *6 *7 |
| | Capacitance for each I/O pin | Ci | _ | | _ | 10 | pF | *6 *7 |

Note) *6 : The timing of Fast-mode and Normal mode devices in I²C-bus is specified in Page.12. All values referred to V_{IHMIN} and V_{II MAX} level.

^{*7 :} These are values checked by design but not production tested.

AN32151A

ELECTRICAL CHARACTERISTICS (continued)

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V

Note) $\rm T_a$ = 25 $^{\circ}\rm C \pm 2 \ ^{\circ}\rm C$ unless otherwise specified.

| | Parameter | Symbol | Condition | | Limits | | Unit | Note |
|-----|--|---------------------|--|---------------------------|--------|-----|------|----------|
| | Farameter | Syllibol | Condition | Min | Тур | Max | Unit | Note |
| l²C | bus (Bus line specifications) | | | | | | | |
| | Hold time (repeated) START condition | t _{HD:STA} | The first clock pulse is generated after this period | 0.6 | _ | _ | μS | *6 *7 |
| | Low period of the SCL clock | t _{LOW} | _ | 1.3 | _ | _ | μS | *6 *7 |
| | High period of the SCL clock | t _{HIGH} | _ | 0.6 | _ | _ | μS | *6 *7 |
| | Set-up time for a repeat START condition | t _{su:sta} | _ | 0.6 | _ | | μS | *6 *7 |
| | Data hold time | t _{HD:DAT} | _ | 0 | _ | 0.9 | μS | *6 *7 |
| | Data set-up time | t _{SU:DAT} | _ | 100 | _ | _ | ns | *6 *7 |
| | Rise time of both SDA and SCL signals | tr | _ | 20 + 0.1C _b | _ | 300 | ns | *6 *7 |
| | Fall time of both SDA and SCL signals | t _f | _ | 20 + 0.1C _b | _ | 300 | ns | *6 *7 |
| | Set-up time of STOP condition | t _{su:sto} | _ | 0.6 | _ | _ | μS | *6 *7 |
| | Bus free time between STOP and START condition | t _{BUF} | _ | 1.3 | _ | _ | μS | *6 *7 |
| | Capacitive load for each bus line | C _b | _ | _ | _ | 400 | pF | *6 *7 |
| | Noise margin at the Low-level for each connected device (with hysteresis) | V _{aL} | _ | 0.1 × VDD | _ | _ | V | *6 *7 |
| | Noise margin at the High-level for each connected device (with hysteresis) | V_{aH} | _ | 0.2 × VDD | _ | _ | V | *6 *7 |


Note) *6 : The timing of Fast-mode and Normal mode devices in I^2C -bus is specified in Page.12. All values referred to V_{ILMAX} and V_{ILMAX} level.

^{*7 :} These are values checked by design but not production tested.

ELECTRICAL CHARACTERISTICS (continued)

VDD = 2.6 V, VB = 3.6 V, VLED = 4.9 V

Note) T_a = 25 °C \pm 2 °C unless otherwise specified.



 $V_{ILMAX} = 0.3_{VDD}$ $V_{IHMIN} = 0.7_{VDD}$


S: START condition

Sr: Repeat START condition

P: STOP condition

PIN CONFIGURATION

Top View



Note) Four-cornered pins have been connected to GND.

Page 13 of 53

AN32151A

PIN FUNCTIONS


| Pin No. | Pin name | Туре | Description |
|--------------------------|-------------------------|--------|--|
| A7(1) | X0 | Output | PWM control output pin with constant current circuit This pin is connected with A column of matrix LED. |
| A6(2) | X1 | Output | PWM control output pin with constant current circuit This pin is connected with B column of matrix LED. |
| E6(3) D6(8) C6(13) | PGND1 PGND2 PGND3 | Ground | Ground pin for matrix LED |
| B6(4) | X2 | Output | PWM control output pin with constant current circuit This pin is connected with C column of matrix LED. |
| B7(5) | Х3 | Output | PWM control output pin with constant current circuit This pin is connected with D column of matrix LED. |
| B8(6) | X4 | Output | PWM control output pin with constant current circuit This pin is connected with E column of matrix LED. |
| C8(7) | X5 | Output | PWM control output pin with constant current circuit This pin is connected with F column of matrix LED. |
| C7(9) | X6 | Output | PWM control output pin with constant current circuit This pin is connected with G column of matrix LED. |
| B5(10) | X7 | Output | PWM control output pin with constant current circuit This pin is connected with H column of matrix LED. |
| D7(11) | X8 | Output | PWM control output pin with constant current circuit This pin is connected with I column of matrix LED. |
| E7(12) | X9 | Output | PWM control output pin with constant current circuit This pin is connected with J column of matrix LED. |
| D8(14) | X10 | Output | PWM control output pin with constant current circuit This pin is connected with K column of matrix LED. |
| E8(15) | X11 | Output | PWM control output pin with constant current circuit This pin is connected with L column of matrix LED. |
| B4(16) | X12 | Output | PWM control output pin with constant current circuit This pin is connected with M column of matrix LED. |
| F8(17) | X13 | Output | PWM control output pin with constant current circuit This pin is connected with N column of matrix LED. |
| F7(18) | X14 | Output | PWM control output pin with constant current circuit This pin is connected with O column of matrix LED. |
| F6(19) | X15 | Output | PWM control output pin with constant current circuit This pin is connected with P column of matrix LED. |
| G7(20) | X16 | Output | PWM control output pin with constant current circuit This pin is connected with Q column of matrix LED. |
| G6(21) | Y0 | Output | PWM control output pin with constant current circuit This pin is connected with the 1st row of matrix LED. |
| F5(22) | Y1 | Output | PWM control output pin with constant current circuit This pin is connected with the 2nd row of matrix LED. |

AN32151A

PIN FUNCTIONS (continued)

| Pin No. | Pin name | Туре | Description |
|---------|----------|----------------|--|
| G5(23) | Y2 | Output | PWM control output pin with constant current circuit This pin is connected with the 3rd row of matrix LED. |
| G4(24) | VLED | Power supply | Power supply's connection pin for matrix LED This pin should be connected with the output of battery or step-up converter. |
| F4(25) | Y3 | Output | PWM control output pin with constant current circuit This pin is connected with the 4th row of matrix LED. |
| F3(26) | Y4 | Output | PWM control output pin with constant current circuit This pin is connected with the 5th row of matrix LED. |
| G3(27) | Y5 | Output | PWM control output pin with constant current circuit This pin is connected with the 6th row of matrix LED. |
| G2(28) | Y6 | Output | PWM control output pin with constant current circuit This pin is connected with the 7th row of matrix LED. |
| F2(29) | VB | Power supply | Power supply's connection pin for BGR circuit and LDO circuit |
| E1(30) | LDO | Output | Power supply's connection pin for serial interface input block and internal logic. |
| A5(31) | VREFD | Output | BGR circuit output pin |
| D1(32) | VDD | Power supply | Power supply pin for output interface |
| A4(33) | IREF | Output | Resistor connection pin for constant current setup |
| D3(34) | AGND | Ground | Ground pin for analogue circuitry |
| B1(35) | SCE | Input | SPI interface chip-enable pin (High active) (Slave address selection control pin 1 at I ² C mode) |
| C2(36) | SCLK | Input | Common clock input pin in both SPI interface and I ² C interface |
| B2(37) | SDI | Input / Output | Data input pin for SPI interface Data input/output pin for I ² C interface |
| C1(38) | SDO | Output | Data output pin for SPI interface |
| A3(39) | SLASEL | Input | Slave address selection control pin 2 at I ² C mode |
| E2(40) | NRST | Input | Reset input pin (Low active) |
| D2(41) | LDOCNT | Input | LDO ON/OFF control pin |
| B3(42) | EXTCLK | Input | External clock input pin |
| C3(43) | SERSEL | Input | SPI, I ² C selection pin |
| E3(44) | LEDCTL | Input | LED lit external synchronous input pin |
| A2(45) | CLKOUT | Output | Internal clock output pin |

FUNCTIONAL BLOCK DIAGRAM



Note) This block diagram is for explaining functions.

Part of the block diagram may be omitted, or it may be simplified.

Panasonic

AN32151A

OPERATION

1. Power supply sequence control


Power supply turn on/off sequence

| Mode | LDOCNT | REG18 | Remarks |
|----------------------------|------------------------|-------|---|
| OFF | Low | 0 | LDOCNT should be set to High for the recovery from OFF mode. |
| OFF | $Low \rightarrow High$ | 0/1 | |
| ↓ Normal mode | High | 0/1 | Serial signal is not received at LDOCNT = Low and REG18 = [0]. |
| Normal mode ↓ OFF | High → Low | 0 | LDO turns on at LDOCNT = High regardless of REG18. Serial signal is not received at NRST = Low. Serial signal can be received 5 ms or more after LDOCNT = High. NRST should have one or more Low period of internal clock. Inputting signal except rectangular wave into NRST pin is prohibited. When NRST = Low, the settings of all registers become default values. (Since the default value of REG18 bit becomes [1] at NRST= Low, LDO shifts to OFF mode at LDOCNT = Low.) All register setting become default setting when LDO turns off. The setting order to change to off mode is as follows. REG18 = [0] → LDOCNT = Low → NRST = Low |


OPERATION (continued)

1. Power supply sequence control (continued)

Shift to Normal mode from OFF mode



Shift to OFF mode from Normal mode



Panasonic

AN32151A

OPERATION (continued)

2. Register map (1)

| Sub | DAM | Data | DATA | | | | | | | | | |
|---------|-----|----------|--------|--------|-----|-------------|-------------|--------|--------|--------|--|--|
| Address | R/W | name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 00h | R/W | RST | _ | _ | _ | _ | _ | _ | RAMRST | SRST | | |
| 01h | R/W | POWERCNT | _ | _ | _ | _ | _ | _ | _ | OSCEN | | |
| 02h | R/W | LDOCNT | _ | _ | _ | _ | _ | _ | _ | REG18 | | |
| 03h | R | LSITEST | | | F | or test (Ac | cess inhibi | t) | | | | |
| 04h | R/W | OPTION | LEDACT | DISMTX | _ | _ | _ | _ | CLKOUT | EXTCLK | | |
| 05h | R/W | MTXON | _ | _ | _ | _ | IMAX | ([1:0] | _ | MTXON | | |
| 06h | R/W | XCONST1 | X16 | X15 | X14 | X13 | X12 | X11 | X10 | X9 | | |
| 07h | R/W | XCONST2 | X8 | X7 | X6 | X5 | X4 | X3 | X2 | X1 | | |
| 08h | R/W | XCONST3 | _ | _ | _ | _ | _ | _ | _ | X0 | | |

AN32151A

OPERATION (continued)

2. Register map (2)

| Sub | 5.04 | Data | DATA | | | | | | | | | |
|---------|------|------|-----------|-----------|--------|------|--------|--------|-----------|-----------|--|--|
| Address | R/W | name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 09h | R/W | A1 | | BLA | 1[3:0] | | FRA | 1[1:0] | DLA1 | DLA1[1:0] | | |
| 0Ah | R/W | A2 | | BLA2[3:0] | | | | 2[1:0] | DLA2[1:0] | | | |
| 0Bh | R/W | A3 | | BLA | 3[3:0] | | FRA | 3[1:0] | DLA3 | [1:0] | | |
| 0Ch | R/W | A4 | | BLA | 4[3:0] | | FRA | 4[1:0] | DLA4 | [1:0] | | |
| 0Dh | R/W | A5 | | BLA | 5[3:0] | | FRA | 5[1:0] | DLA5 | [1:0] | | |
| 0Eh | R/W | A6 | | BLA | 6[3:0] | | FRA | 6[1:0] | DLA6 | [1:0] | | |
| 0Fh | R/W | A7 | | BLA | 7[3:0] | | FRA | 7[1:0] | DLA7 | [1:0] | | |
| 10h | R/W | B1 | | BLB | 1[3:0] | | FRB | 1[1:0] | DLB1 | [1:0] | | |
| 11h | R/W | B2 | | BLB | 2[3:0] | | FRB | 2[1:0] | DLB2 | [1:0] | | |
| 12h | R/W | В3 | | BLB | 3[3:0] | | FRB | 3[1:0] | DLB3 | [1:0] | | |
| 13h | R/W | B4 | | BLB | 4[3:0] | | FRB | 4[1:0] | DLB4 | [1:0] | | |
| 14h | R/W | B5 | | BLB | 5[3:0] | | FRB | 5[1:0] | DLB5 | [1:0] | | |
| 15h | R/W | В6 | | BLB | 6[3:0] | | FRB | 6[1:0] | DLB6 | [1:0] | | |
| 16h | R/W | В7 | | BLB | 7[3:0] | | FRB | 7[1:0] | DLB7[1:0] | | | |
| 17h | R/W | C1 | | BLC | 1[3:0] | | FRC | 1[1:0] | DLC1[1:0] | | | |
| 18h | R/W | C2 | | BLC | 2[3:0] | | FRC | 2[1:0] | DLC2 | [1:0] | | |
| 19h | R/W | C3 | | BLC | 3[3:0] | | FRC | 3[1:0] | DLC3 | [1:0] | | |
| 1Ah | R/W | C4 | | BLC | 4[3:0] | | FRC | 4[1:0] | DLC4 | [1:0] | | |
| 1Bh | R/W | C5 | | BLC | 5[3:0] | | FRC | 5[1:0] | DLC5 | [1:0] | | |
| 1Ch | R/W | C6 | | BLC | 6[3:0] | | FRC | 6[1:0] | DLC6[1:0] | | | |
| 1Dh | R/W | C7 | | BLC | 7[3:0] | | FRC | 7[1:0] | DLC7[1:0] | | | |
| 1Eh | R/W | D1 | | BLD | 1[3:0] | | FRD | 1[1:0] | DLD1 | [1:0] | | |
| 1Fh | R/W | D2 | | BLD | 2[3:0] | | FRD | 2[1:0] | DLD2 | [1:0] | | |
| 20h | R/W | D3 | | BLD | 3[3:0] | | FRD | 3[1:0] | DLD3 | [1:0] | | |
| 21h | R/W | D4 | | BLD | 4[3:0] | | FRD | 4[1:0] | DLD4 | [1:0] | | |
| 22h | R/W | D5 | | BLD | 5[3:0] | | FRD | 5[1:0] | DLD5 | [1:0] | | |
| 23h | R/W | D6 | | BLD | 6[3:0] | | FRD | 6[1:0] | DLD6 | [1:0] | | |
| 24h | R/W | D7 | | BLD | 7[3:0] | | FRD | 7[1:0] | DLD7 | [1:0] | | |
| 25h | R/W | E1 | | BLE1[3:0] | | | FRE | 1[1:0] | DLE1 | [1:0] | | |
| 26h | R/W | E2 | BLE2[3:0] | | | FRE: | 2[1:0] | DLE2 | [1:0] | | | |
| 27h | R/W | E3 | BLE3[3:0] | | | FRE | 3[1:0] | DLE3 | [1:0] | | | |
| 28h | R/W | E4 | BLE4[3:0] | | | FRE | 4[1:0] | DLE4 | [1:0] | | | |
| 29h | R/W | E5 | BLE5[3:0] | | | | FRE | 5[1:0] | DLE5[1:0] | | | |
| 2Ah | R/W | E6 | BLE6[3:0] | | | | FRE | 6[1:0] | DLE6 | [1:0] | | |
| 2Bh | R/W | E7 | BLE7[3:0] | | | | FRE' | 7[1:0] | DLE7[1:0] | | | |

AN32151A

OPERATION (continued)

2. Register map (2) (continued)

| Sub | D 444 | Data | DATA | | | | | | | | |
|---------|--------------|------------|-----------|------------------|--------|-----------|------------------|----------------|-----------|--------|--|
| Address | R/W | name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| 2Ch | R/W | F1 | | BLF | 1[3:0] | | FRF ² | 1[1:0] | DLF | 1[1:0] | |
| 2Dh | R/W | F2 | | BLF | 2[3:0] | | FRF2 | 2[1:0] | DLF2[1:0] | | |
| 2Eh | R/W | F3 | | BLF | 3[3:0] | | FRF: | 3[1:0] | DLF | 3[1:0] | |
| 2Fh | R/W | F4 | | BLF | 4[3:0] | | FRF4 | 4[1:0] | DLF | 4[1:0] | |
| 30h | R/W | F5 | | BLF | 5[3:0] | | FRF! | 5[1:0] | DLF | 5[1:0] | |
| 31h | R/W | F6 | | BLF | 6[3:0] | | FRF | 6[1:0] | DLF | 6[1:0] | |
| 32h | R/W | F7 | | BLF | 7[3:0] | | FRF | 7[1:0] | DLF | 7[1:0] | |
| 33h | R/W | G1 | | BLG | 1[3:0] | | FRG | 1[1:0] | DLG | 1[1:0] | |
| 34h | R/W | G2 | | BLG | 2[3:0] | | FRG | 2[1:0] | DLG | 2[1:0] | |
| 35h | R/W | G3 | | BLG | 3[3:0] | | FRG | 3[1:0] | DLG | 3[1:0] | |
| 36h | R/W | G4 | | BLG | 4[3:0] | | FRG | 4[1:0] | DLG | 4[1:0] | |
| 37h | R/W | G5 | | BLG | 5[3:0] | | FRG | 5[1:0] | DLG | 5[1:0] | |
| 38h | R/W | G6 | | BLG | 6[3:0] | | FRG | 6[1:0] | DLG | 6[1:0] | |
| 39h | R/W | G7 | | BLG | 7[3:0] | | FRG | 7[1:0] | DLG7[1:0] | | |
| 3Ah | R/W | H1 | | BLH | 1[3:0] | | FRH | 1[1:0] | DLH1[1:0] | | |
| 3Bh | R/W | H2 | | BLH | 2[3:0] | | FRH | 2[1:0] | DLH | 2[1:0] | |
| 3Ch | R/W | Н3 | | BLH | 3[3:0] | | FRH | 3[1:0] | DLH | 3[1:0] | |
| 3Dh | R/W | H4 | | BLH | 4[3:0] | | FRH | 4[1:0] | DLH | 4[1:0] | |
| 3Eh | R/W | H5 | | BLH | 5[3:0] | | FRH: | 5[1:0] | DLH | 5[1:0] | |
| 3Fh | R/W | H6 | | BLH | 6[3:0] | | FRH | 6[1:0] | DLH | 6[1:0] | |
| 40h | R/W | H7 | | BLH | 7[3:0] | | FRH: | 7[1:0] | DLH7[1:0] | | |
| 41h | R/W | I 1 | | BLI ² | 1[3:0] | | FRI1 | [1:0] | DLI1[1:0] | | |
| 42h | R/W | 12 | | BLI | 2[3:0] | | FRI2 | 2[1:0] | DLI2 | 2[1:0] | |
| 43h | R/W | 13 | | BLI | 3[3:0] | | FRI3 | B[1:0] | DLI | 3[1:0] | |
| 44h | R/W | 14 | | BLI | 4[3:0] | | FRI4 | [1:0] | DLI4 | 4[1:0] | |
| 45h | R/W | 15 | | BLI | 5[3:0] | | FRI5 | 5[1:0] | DLI | 5[1:0] | |
| 46h | R/W | 16 | | BLI | 6[3:0] | | FRI6 | [1:0] | DLI | 6[1:0] | |
| 47h | R/W | 17 | | BLI | 7[3:0] | | FRI7 | ' [1:0] | DLI | 7[1:0] | |
| 48h | R/W | J1 | | BLJ | 1[3:0] | | FRJ ² | 1[1:0] | DLJ | 1[1:0] | |
| 49h | R/W | J2 | BLJ2[3:0] | | | FRJ2 | 2[1:0] | DLJ | 2[1:0] | | |
| 4Ah | R/W | J3 | BLJ3[3:0] | | | FRJ3[1:0] | | | 3[1:0] | | |
| 4Bh | R/W | J4 | BLJ4[3:0] | | | FRJ4 | 1 [1:0] | DLJ4[1:0] | | | |
| 4Ch | R/W | J5 | BLJ5[3:0] | | | | FRJ | 5[1:0] | DLJ5[1:0] | | |
| 4Dh | R/W | J6 | BLJ6[3:0] | | | | FRJ6 | 6[1:0] | DLJ6[1:0] | | |
| 4Eh | R/W | J7 | BLJ7[3:0] | | | FRJ7 | 7[1:0] | DLJ7[1:0] | | | |

AN32151A

OPERATION (continued)

2. Register map (2) (continued)

| Sub | | Data | DATA | | | | | | | | |
|---------|-----|------|-----------|---------------------|--------|----|------------------|---------|-----------|--------|--|
| Address | R/W | name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| 4Fh | R/W | K1 | | BLK | 1[3:0] | | FRK | 1[1:0] | DLK | 1[1:0] | |
| 50h | R/W | K2 | | BLK | 2[3:0] | | FRK | 2[1:0] | DLK2[1:0] | | |
| 51h | R/W | K3 | | BLK | 3[3:0] | | FRK | 3[1:0] | DLK3[1:0] | | |
| 52h | R/W | K4 | | BLK | 4[3:0] | | FRK | 4[1:0] | DLK | 4[1:0] | |
| 53h | R/W | K5 | | BLK | 5[3:0] | | FRK | 5[1:0] | DLK | 5[1:0] | |
| 54h | R/W | K6 | | BLK | 6[3:0] | | FRK | 6[1:0] | DLK | 6[1:0] | |
| 55h | R/W | K7 | | BLK. | 7[3:0] | | FRK | 7[1:0] | DLK | 7[1:0] | |
| 56h | R/W | L1 | | BLL ² | 1[3:0] | | FRL | 1[1:0] | DLL | 1[1:0] | |
| 57h | R/W | L2 | | BLL | 2[3:0] | | FRL | 2[1:0] | DLL | 2[1:0] | |
| 58h | R/W | L3 | | BLL | 3[3:0] | | FRL | 3[1:0] | DLL | 3[1:0] | |
| 59h | R/W | L4 | | BLL | 4[3:0] | | FRL | 4[1:0] | DLL | 4[1:0] | |
| 5Ah | R/W | L5 | | BLL | 5[3:0] | | FRL | 5[1:0] | DLL | 5[1:0] | |
| 5Bh | R/W | L6 | | BLL | 6[3:0] | | FRL | 6[1:0] | DLL | 6[1:0] | |
| 5Ch | R/W | L7 | | BLL | 7[3:0] | | FRL | 7[1:0] | DLL7[1:0] | | |
| 5Dh | R/W | M1 | | BLM | 1[3:0] | | FRM | 11[1:0] | DLM1[1:0] | | |
| 5Eh | R/W | M2 | | BLM | 2[3:0] | | FRM | 2[1:0] | DLM | 2[1:0] | |
| 5Fh | R/W | М3 | | BLM | 3[3:0] | | FRM | 3[1:0] | DLM | 3[1:0] | |
| 60h | R/W | M4 | | BLM | 4[3:0] | | FRM | l4[1:0] | DLM | 4[1:0] | |
| 61h | R/W | M5 | | BLM | 5[3:0] | | FRM | 5[1:0] | DLM | 5[1:0] | |
| 62h | R/W | M6 | | BLM6[3:0] FRM6[1:0] | | | | 6[1:0] | DLM | 6[1:0] | |
| 63h | R/W | M7 | | BLM | 7[3:0] | | FRM | 7[1:0] | DLM7[1:0] | | |
| 64h | R/W | N1 | | BLN | 1[3:0] | | FRN | 1[1:0] | DLN | 1[1:0] | |
| 65h | R/W | N2 | | BLN: | 2[3:0] | | FRN | 2[1:0] | DLN | 2[1:0] | |
| 66h | R/W | N3 | | BLN: | 3[3:0] | | FRN | 3[1:0] | DLN | 3[1:0] | |
| 67h | R/W | N4 | | BLN | 4[3:0] | | FRN | 4[1:0] | DLN | 4[1:0] | |
| 68h | R/W | N5 | | BLN | 5[3:0] | | FRN | 5[1:0] | DLN | 5[1:0] | |
| 69h | R/W | N6 | | BLN | 6[3:0] | | FRN | 6[1:0] | DLN | 6[1:0] | |
| 6Ah | R/W | N7 | | BLN' | 7[3:0] | | FRN | 7[1:0] | DLN | 7[1:0] | |
| 6Bh | R/W | 01 | | BLO | 1[3:0] | | FRO | 1[1:0] | DLO | 1[1:0] | |
| 6Ch | R/W | O2 | BLO2[3:0] | | | | FRO | 2[1:0] | DLO | 2[1:0] | |
| 6Dh | R/W | О3 | BLO3[3:0] | | | | | | DLO | 3[1:0] | |
| 6Eh | R/W | O4 | BLO4[3:0] | | | | FRO4[1:0] | | | 4[1:0] | |
| 6Fh | R/W | O5 | BLO5[3:0] | | | | FRO | 5[1:0] | DLO5[1:0] | | |
| 70h | R/W | O6 | BLO6[3:0] | | | | FRO | 6[1:0] | DLO | 6[1:0] | |
| 71h | R/W | 07 | BLO7[3:0] | | | | FR07[1:0] DL07[1 | | | | |

Panasonic

AN32151A

OPERATION (continued)

2. Register map (2) (continued)

| Sub | R/W | Data | | | | DA | ATA | | | | |
|---------|-------|------|----|---------------------|--------|--------|-----------|--------|-----------|--------|--|
| Address | FK/VV | name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| 72h | R/W | P1 | | BLP ⁻ | 1[3:0] | | FRP | 1[1:0] | DLP1[1:0] | | |
| 73h | R/W | P2 | | BLP | 2[3:0] | | FRP | 2[1:0] | DLP | 2[1:0] | |
| 74h | R/W | P3 | | BLP | 3[3:0] | | FRP: | 3[1:0] | DLP: | 3[1:0] | |
| 75h | R/W | P4 | | BLP | 4[3:0] | | FRP | 4[1:0] | DLP | 4[1:0] | |
| 76h | R/W | P5 | | BLP! | 5[3:0] | | FRP | 5[1:0] | DLP5[1:0] | | |
| 77h | R/W | P6 | | BLP | 6[3:0] | | FRP | 6[1:0] | DLP6[1:0] | | |
| 78h | R/W | P7 | | BLP | 7[3:0] | | FRP | 7[1:0] | DLP: | 7[1:0] | |
| 79h | R/W | Q1 | | BLQ1[3:0] FRQ1[1:0] | | | | 1[1:0] | DLQ | 1[1:0] | |
| 7Ah | R/W | Q2 | | BLQ | 2[3:0] | | FRQ | 2[1:0] | DLQ2[1:0] | | |
| 7Bh | R/W | Q3 | | BLQ | 3[3:0] | | FRQ | 3[1:0] | DLQ | 3[1:0] | |
| 7Ch | R/W | Q4 | | BLQ | 4[3:0] | | FRQ | 4[1:0] | DLQ | 4[1:0] | |
| 7Dh | R/W | Q5 | | BLQ5[3:0] FRQ5[1:0] | | 5[1:0] | DLQ | 5[1:0] | | | |
| 7Eh | R/W | Q6 | | BLQ | 6[3:0] | | FRQ | 6[1:0] | DLQ6[1:0] | | |
| 7Fh | R/W | Q7 | | BLQ7[3:0] FRQ7[1:0] | | | DLQ7[1:0] | | | | |

AN32151A

OPERATION (continued)

3. Register map (1) Detail descriptions

Address 00h to 08h

| Sub a | Sub address | | DATA | | | | | | | | | |
|-------------|-------------|-----|------|-----|-----|-----|-----|--------|------|--|--|--|
| Sub address | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
| 001 | Data name | _ | _ | _ | _ | _ | _ | RAMRST | SRST | | | |
| 00h RST | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| 1.01 | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | | | |

D0: SRST Soft reset control bit

[0]: Reset release state (default)

[1]: Reset control

*After Reset operation, this register returns from "1" to "0" automatically.

D1: RAMRST RAM reset control bit for address 09h to 7Fh

[0]: RAM reset release state (default)

[1]: RAM reset control

*After Reset operation, this register returns from "1" to "0" automatically.

| Cub as | Sub address | | DATA | | | | | | | | | |
|-----------------|-------------|-----|------|-----|-----|-----|-----|-----|-------|--|--|--|
| Sub address | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
| 0.41 | Data name | _ | _ | _ | _ | _ | _ | _ | OSCEN | | | |
| 01h POWERCNT | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| TOWERONT | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | | | |

D0: OSCEN ON/OFF bit for internal oscillator

[0]: Internal oscillator is off. (default)

[1]: Internal oscillator is on

- The variation width of internal oscillator is 0.96 MHz to 1.44 MHz.
- The variation width of internal clock is 694.4 ns to 1042 ns.

AN32151A

OPERATION (continued)

3. Register map (1) Detail descriptions (continued)

Address 00h to 08h(continued)

| Sub | Sub address | | DATA | | | | | | | | | | |
|---------------|-------------|-----|------|-----|-----|-----|-----|-----|-------|--|--|--|--|
| Sub address | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| 02h LDOCNT | Data name | _ | _ | _ | _ | _ | _ | _ | REG18 | | | | |
| | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | | | |
| | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | | | | |

D0 : REG18 ON/OFF control for LDO (at LDOCNT = Low)

[0]:LDO OFF

[1]: LDO ON (default)

• LDO turns on regardless of the state of REG18 at LDOCNT = High.

• Set LDOCNT to Low after setting REG18 to "0" to shift to OFF mode.

| Sub | Sub address | | DATA | | | | | | | | | | |
|----------------|-------------|----|------|----|----|----|----|----|----|--|--|--|--|
| Sub address | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| 03h LSITEST | Data name | _ | _ | _ | _ | _ | _ | _ | _ | | | | |
| | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | | | |
| | mode | R | R | R | R | R | R | R | R | | | | |

D7-0: Register for LSI Test

· Access is prohibited

Panasonic AN32151A

OPERATION (continued)

3. Register map (1) Detail descriptions (continued)

Address 00h to 08h(continued)

| Sub a | Sub address | | DATA | | | | | | | | | | |
|---------------|-------------|--------|--------|-----|-----|-----|-----|--------|--------|--|--|--|--|
| Sub address | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| 0.41 | Data name | LEDACT | DISMTX | _ | _ | _ | _ | CLKOUT | EXTCLK | | | | |
| 04h OPTION | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| OFFICIA | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | | | | |

- LED is turned on/off by setting the voltage which is applied to LEDCTL pin to High/Low.
- LED is turned on/off in synchronization with input/output level by inputting the voltage signal which changes with time to this pin
- For example, when music signal is input as input signal, LED is blinked synchronizing with music signal. In this case, the input pin voltage amplitude of 1.5 V[p-p] or more is used.
- Add pull-up/pull-down resistors to the system control side or outside because the input is open-gate, and fix the logic.
- Set up whether the external pin controls the matrix of LED. (Default setting is setup which is not controlled.)

D7: LEDACT LED lights-out setup by LEDCTL pin

[0] : Lighting at LEDCTL = Low (default)

[1] : Lighting at LEDCTL = High

D6 : DISMTX Lights-out ON/OFF setup of Matrix 7 × 17LED by LEDCTL pin

[0]: Lights-out control OFF by LEDCTL pin (default)

[1]: Lights-out control ON by LEDCTL pin

D1: CLKOUT Internal clock output switch setup of this LSI


[0]: Internal clock is not output from CLKOUT pin. CLKOUT = Low (default)

[1]: Internal clock is output from CLKOUT pin.

D0: EXTCLK Internal / External switch setup for operation synchronous clock of this LSI

[0]: Internal clock operation (default)

[1]: External clock (EXTCLK pin) operation



Page 26 of 53

Panasonic

AN32151A

OPERATION (continued)

3. Register map (1) Detail descriptions (continued)

Address 00h to 08h(continued)

| Sub address | | DATA | | | | | | | | | |
|--------------|-----------|------|-----|-----|-----|-----------|-----|-----|-------|--|--|
| | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0.51 | Data name | _ | _ | _ | _ | IMAX[0:1] | | _ | MTXON | | |
| 05h MTXON | Default | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | | |
| | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | | |

D0 : MTXON ON/OFF setup of matrix LED

[0]: OFF (default)

[1]: ON

- During MTXON = [1], subsequent RAM and the control contents to a register are sequentially processed and lit up.
- When EXTCLK (address 04h) is set to [0], set MTXON to [1] in 5 ms after OSCEN (address 01h) is set to [1].
- When EXTCLK (address 04h) is set to [1], set MTXON to [1] in 5 ms after the clock is input into EXTCLK pin.
- Set MTXON to [1], and then set up other addresses to display the matrix part.

D3-2: IMAX[1:0] Maximum value selection bit for current setup

[00]: 15.75 mA

[01]: 21.00 mA (default)

[10] : 26.25 mA [11] : 31.50 mA

• The constant current is output according to the maximum constant current of this setting. The current of each step is set to 1/15 of maximum value.

Panasonic

AN32151A

OPERATION (continued)

3. Register map (1) Detail descriptions (continued)

Address 00h to 08h(continued)

| Cub address | | DATA | | | | | | | | |
|----------------|-------------|------|-----|-----|-----|-----|-----|-----|-----|--|
| Sub ac | Sub address | | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| | Data name | X16 | X15 | X14 | X13 | X12 | X11 | X10 | Х9 | |
| 06h XCONST1 | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | |

D7: X16 Constant current mode setup selection bit of X16

0 : Matrix operation (default)

1 : Constant current operation

D6: X15 Constant current mode setup selection bit of X15

0 : Matrix operation (default)1 : Constant current operation

D5: X14 Constant current mode setup selection bit of X14

0 : Matrix operation (default)1 : Constant current operation

D4: X13 Constant current mode setup selection bit of X13

0 : Matrix operation (default)1 : Constant current operation

D3: X12 Constant current mode setup selection bit of X12

0 : Matrix operation (default)1 : Constant current operation

D2: X11 Constant current mode setup selection bit of X11

0 : Matrix operation (default)1 : Constant current operation

D1: X10 Constant current mode setup selection bit of X10

0 : Matrix operation (default)1 : Constant current operation

D0: X9 Constant current mode setup selection bit of X9

0 : Matrix operation (default)1 : Constant current operation

• When these bits are set to "1", Xx pin becomes the constant current mode. And the brightness for each Xx pin is controlled by the setting of LED which is connected between Xx pin and Y0 pin.

OPERATION (continued)

3. Register map (1) Detail descriptions (continued)

Address 00h to 08h(continued)

| Cub address | | DATA | | | | | | | | |
|----------------|-------------|------|-----|-----|-----|-----|-----|-----|-----|--|
| Sub a | Sub address | | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| | Data name | X8 | X7 | X6 | X5 | X4 | Х3 | X2 | X1 | |
| 07h XCONST2 | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | |

D7: X8 Constant current mode setup selection bit of X8

0: Matrix operation (default)

1 : Constant current operation

D6: X7 Constant current mode setup selection bit of X7

0 : Matrix operation (default)

1: Constant current operation

D5: X6 Constant current mode setup selection bit of X6

0: Matrix operation (default)

1 : Constant current operation

D4: X5 Constant current mode setup selection bit of X5

0: Matrix operation (default)

1: Constant current operation

D3: X4 Constant current mode setup selection bit of X4

0: Matrix operation (default)

1 : Constant current operation

D2: X3 Constant current mode setup selection bit of X3

0: Matrix operation (default)

1 : Constant current operation

D1: X2 Constant current mode setup selection bit of X2

0: Matrix operation (default)

1: Constant current operation

D0: X1 Constant current mode setup selection bit of X1

0: Matrix operation (default)

1 : Constant current operation

• When these bits are set to "1", Xx pin becomes the constant current mode. And the brightness for each Xx pin is controlled by the setting of LED which is connected between Xx pin and Y0 pin.

| Sub address | | DATA | | | | | | | | |
|----------------|-----------|------|-----|-----|-----|-----|-----|-----|-----|--|
| | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| 201 | Data name | _ | _ | _ | _ | _ | _ | _ | X0 | |
| 08h XCONST3 | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | |

D0: X0 Constant current mode setup selection bit of X0

0: Matrix operation (default)

1 : Constant current operation

• When these bits are set to "1", Xx pin becomes the constant current mode. And the brightness for each Xx pin is controlled by the setting of LED which is connected between Xx pin and Y0 pin.

Panasonic

AN32151A

OPERATION (continued)

3. Register map (2) Detail descriptions

Address 09h to 7Fh

| Sub address | | DATA | | | | | | | | | |
|-------------|-----------|------|------|-------|-----|-----------|-----|-----------|-----|--|--|
| | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 001 | Data name | | BLA1 | [3:0] | | FRA1[1:0] | | DLA1[1:0] | | | |
| 09h A1 | Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | mode | W/R | W/R | W/R | W/R | W/R | W/R | W/R | W/R | | |

D7-4: BLA1[3:0] Luminance setup of LED No. A1

In case of Address 13h IMAX = [01](default)

[0000]: 0.00 mA (default) [1000]: 11.20 mA [0001]: 1.40 mA [1001]: 12.60 mA [0010]: 2.80 mA [1010]: 14.00 mA [0011]: 4.20 mA [1011]: 15.40 mA [0100]: 5.60 mA [1100]: 16.80 mA [0101]: 7.00 mA [1101]: 18.20 mA [0110]: 8.40 mA [1110]: 19.60 mA [0111]: 9.80 mA [1111]: 21.00 mA

D3-2: FRA1[1:0] Firefly operation and cycle setup of LED No. A1

[00]: Always lighting mode (default)

[01]: Firefly lighting cycle 1 s [10]: Firefly lighting cycle 2 s [11]: Firefly lighting cycle 3 s

D1-0: DLA1[1:0] Firefly operation delay setup of LED No. A1

[00]: No delay (default)

[01] : Delay 25% [10] : Delay 50% [11] : Delay 75%

• The luminance setup value of [D7-4] can be changed by IMAX[1:0] of Address 13h.

(Exp.) at IMAX[1:0] = [00]

[0000]: 0.00 mA (default)

[0001] : 1.05 mA [0010] : 2.10 mA

[1111]: 15.75 mA * 1.05 mA/STEP


- The above operation is performed with the same control for addresses to 7Fh corresponding to each LED number.
- The waiting time for 2 or more internal clocks (2 μ s or more) is required after the data from address 09h to 7Fh is written in. Please input other serial commands after that.
- · Address 09h to 7Fh are set as above.

AN32151A

Panasonic

OPERATION (continued)

4. Interface configuration



Panasonic

AN32151A

OPERATION (continued)

5. SPI interface

The interface with microcomputer consists of 16-bit serial register (8-bit of command, 8-bit of address), address decoder, and transmission register (8-bit).

Serial interface consists of 4 pins of serial clock pin (SCLK), serial data input pin (SDI), serial data output pin (SDO), and chip enable input pin (SCE).

(1) Reception operation

In the case of MSB first, Write is recognized by SDI = Low at the 1st clock of SCLK.


Data is taken into internal shift register at the rising edge of SCLK.

(The frequency of SCLK can be used up to 13 MHz.)

In High period of SCE, reception of data becomes enable. (active High)

In the case of MSB first, data is transmitted in order of control register address (8-bit) and control command (8-bit).

Reception timing



(2) Transmission operation

In the case of MSB first, Read is recognized by SDI = High at the 1st clock of SCLK.


Data is taken into internal shift register at the rising edge of SCLK.

(The frequency of SCLK can be used up to 13 MHz.)

In High period of SCE, reception of data becomes enable. (active High)

In the case of MSB first, data is transmitted in order of control register address (8-bit) and control command (8-bit). It is not possible to read RAM.

Transmission timing



Page 32 of 53

AN32151A

OPERATION (continued)

6. I2C interface


6.1 Basic Rules

- This LSI, I²C-bus, is designed to correspond to the Standard-mode (100 kbps) and Fast-mode(400 kbps) devices in the version 2.1 of NXP's specification. However, it does not correspond to the H_S-mode (to 3.4 Mbps).
- This LSI will be operated as a slave device in the I²C-bus system.
- The program operation check of this LSI has not been conducted on the multi-master bus system and the mixspeed bus system, yet. The connected confirmation of this LSI to the CBUS receiver also has not been checked. Please confirm with our company if it will be used in these mode systems.
- Purchase of Panasonic I²C Components conveys a license under the NXP I²C patent right to use these
 components in an I²C systems, provided that the system conforms to the I²C standard specifications as defined
 by NXP.

6.2 START and STOP conditions


A High to Low transition on the SDA line while SCL is High is one such unique case. This situation indicates START condition. A Low to High transition on the SDA line while SCL is High defines STOP condition. START and STOP conditions are always generated by the master. After START condition occur, the bus will be busy

The bus is considered to be free again a certain time after the STOP condition.



6.3 Transferring Data

Every byte put on the SDI line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first.



Page 33 of 53

Panasonic

AN32151A

OPERATION (continued)


6. I²C interface (continued)

6.4 Data format

When I²C format is used in this LSI, use it while SERSEL pin is fixed to High-level. It is possible to select Slave address by switching SCE pin and SLASEL pin to Low-level and High-level.


Write mode

When MSB of Sub address 8 bit is "0", Sub address is not incremented automatically. The next data byte is written in the same Sub address by transmitting data byte continuously.



Write mode (Auto increment mode)

When MSB of Sub address 8 bit is "1", the mode becomes Auto increment mode. Data byte can be written in Sub address by transmitting data byte continuously. Sub address is incremented automatically.



| : | Data | transmission | from | Master |
|-----|------|--------------|------|--------|
|] : | Data | transmission | from | Slave |

OPERATION (continued)


6. I²C interface (continued)

6.4 Data format (continued)

Read mode (in case Sub address is not specified)

When Sub address 8 bit is not specified and data is read, this LSI allows to read the value of adjacent Sub address specified in the last Write mode.


The next data byte reads the same Sub address by transmitting data byte continuously.



Read mode (in case Sub address is specified)

When MSB of Sub address 8 bit is "0", Sub address is not incremented automatically.

The next data byte reads the same Sub address by transmitting data byte continuously.




Read mode (Auto increment mode)

When MSB of Sub address 8 bit is "1", the mode becomes Auto increment mode.

It is possible to read data byte in continuous Sub address by transmitting data byte continuously.

Sub address is incremented automatically.



Page 35 of 53

Panasonic

AN32151A

OPERATION (continued)


7. Functions and sequences of each block

7.1 LED matrix driver

LED matrix driver block (LED 0 to 16, Y0 to 6) can control each driver independently.

LED matrix driver block can perform current value setting and firefly setting to 119 LEDs respectively. LED matrix driver can display characters and patterns by driving 7×17 LED independently. In this product standards, the number of LED driven by each pin is shown by the following figure. Internal logic circuit is operated by the external clock which is input into the internal clock and EXTCLK pin (Pad

Maximum frequency of EXTCLK pin is 1.44 MHz.



Page 36 of 53


Panasonic

AN32151A

OPERATION (continued)

7. Functions and sequences of each block (continued)


- 7.1 LED matrix driver (continued)
- Actual driver composition is shown as the following figure.
- The anodes of 17 LEDs are connected to 7 pins of Y0 to Y6 respectively. The cathodes of 17 LEDs are connected to 17 pins of X0 to X16 respectively.
 Battery or boost converter output



Page 37 of 53

7. Functions and sequences of each block (continued)

- 7.1 LED matrix driver (continued)
- The figure below shows a specific circuit configuration about one column of Y0 to Y6 and X0. (The actual LSI has 17 internal circuit of the same configurations as the following figure. See the previous pages.)
- VLED is the external power supply for LED driver in this circuit.
- In the side of Y0 to Y6, MOS switches (Qy0 to Qy6) are turned ON/OFF by controlling the gate voltage in internal control logic circuit. and P-ch.
- In the side of X0, constant current-supply circuit is configured by Q1 and Q2. Q3 operates as a switch, and is controlled ON/OFF of the gate voltage by control logic. Moreover, it is possible to change luminance by varying the current value with serial control.
- For example, when Qy0 is ON (gate voltage : Low) and Q3 is ON (gate voltage : High), current flows into D0, and then LED lights up.
- Internal LDO (1.85 V) is used for power supply of internal logic circuit.



Page 38 of 53

7. Functions and sequences of each block (continued)

7.1 LED matrix driver (continued)

Y0 to Y6 operating description

The timing chart in operating is shown as the following figure.

Timing control is performed with the frequency of external clock which is input to EXTCLK pin (Pad No.42).

It operates with the internal clock of 1.2 MHz in default condition.

It is possible to switch as follows by setting register 04h: D0.

0 : Internal clock

1: EXTCLK pin input


In the case of different input frequency, calculate the time based on the number of clock written together. In the side of Y, scan switching of Y0 to Y6 is performed in order, the on-period of each pin is constant 693clk (575 μ s), and includes the interval of 8clk (6.67 μ s).

In the case of the following figure, black four corners are on-period. D3 and D6 turn off there.

 7×17 matrix display is performed by controlling the lines of X1 to X16.

The following waveform is shown internal signal.

The condition in actual waveform of Yx pin is Hi-Z at Yx = Xx = Low.



Page 39 of 53

Panasonic

AN32151A

OPERATION (continued)

7. Functions and sequences of each block (continued)


7.2 Display method of RAM

This LSI has RAM 119 byte (7 \times 17 matrix 1-side) for display.

It has RAM write data display for dot matrix display.

In this case, RAM data is directly transmitted to display register, and the dot matrix is displayed.

Block diagram is shown as follows.



Page 40 of 53

Panasonic

AN32151A

OPERATION (continued)

7. Functions and sequences of each block (continued)

7.2 Display method of RAM (continued)

The three parameters for display change are as follows.

1) Luminance

Current value can be setup with 16 steps from 0.00 mA to 21.00 mA.


2) Cycle

Automatic luminance change like firefly can be set up by the register. It has 4 modes, "Keep lighting", "1s" cycle, "2 s" cycle and "3 s" cycle.

3) Delay

It is possible to change the time (no delay or 25%, 50%, 75% of a cycle) from the timing of serial setup ON to the timing which current starts to flow into LED driver.

Illustration of the three parameters for display change



7.3 PWM lighting setup

(1) Content display of RAM

When displaying the contents of RAM onto the 7x17 matrix, it is necessary to perform the display setup for each LED.

In the case of RAM display, it is possible to set luminance, cycle, and delay.

Exp.) LED of A1 is made to light up

1-1) When using internal CLK

01h Write 00000001 : When 01h : D0 is set to 1, internal oscillator is ON.

1-2) When using external CLK(1.44 MHz_{max})

04h Write 00000001 : When 04h : D0 is set to 1, CLK is input externally after setting as

EXTCLK operation.

Note) Be sure to set 1-1) or 1-2) first.

2) 09h Write 01010000 A1 display setting: 7.00 mA, Keep lighting, no delay

3) 05h Write 00000001 Matrix display ON setup

Note) Be sure to set 3) first.

It is possible to perform the continuous display of the contents of RAM by the above command instruction. When lighting up all LED of 7×17 , it is necessary to perform instruction of 2) to all LED (09h to 7Fh) of A1 to Q7. The setup of luminance, cycle, and delay by the setup of 09h to 7Fh is shown in the next page.

Page 41 of 53

OPERATION (continued)


7. Functions and sequences of each block (continued)

- 7.3 PWM lighting setup (continued)
 - (1) Content display of RAM (continued)

Setup for lighting Ex.

Example of initial setting "Keep lighting"


| BLA1[3:0] | | | | FRA1[1:0] | | DLA1[1:0] | |
|-----------|---|---|---|-----------|---|-----------|---|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |



2) Firefly lighting setting1 s


| BLA1[3:0] | | | | FRA1[1:0] | | DLA1[1:0] | |
|-----------|---|---|---|-----------|---|-----------|---|
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |

Firefly lighting cycle T = 1.026 s



Cycle change $1 s \rightarrow 2 s$

| BLA1[3:0] | | | | FRA1[1:0] | | DLA1[1:0] | |
|-----------|---|---|---|-----------|---|-----------|---|
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |



Delay change No delay → 25%



DLA1 = [01]

Firefly lighting cycle T2 = 2.053 s

Current value

21 mA

A1

The state of table 1 is a second of table 2 is a second of ta

BLA1 = [1111]

Established: 2009-07-23 Revised: 2013-04-01 Serial ON

Page 42 of 53

OPERATION (continued)


- 7. Functions and sequences of each block (continued)
 - 7.3 PWM lighting setup (continued)
 - (1) Content display of RAM (continued)

Firefly lighting display

Established: 2009-07-23

: 2013-04-01

Revised



Panasonic

AN32151A


OPERATION (continued)

7. Functions and sequences of each block (continued)

- 7.3 PWM lighting setup (continued)
 - (1) Content display of RAM (continued)

Firefly lighting display (continued)

The following time is the time that the frequency of internal clock is the typical value (1.2 MHz). And it is an example when setting a lighting cycle to 1 s. (When setting to 2 s or 3 s, each of the following time becomes twice or 3 times.)



Page 44 of 53


7. Functions and sequences of each block (continued)

7.4 Operation at Matrix block RAM data change (1)

Matrix LED display / Luminance change

- 1. Display / Luminance change writing
- 2. Scan maintains $\underline{\text{the present state}}$ (No Reset)
- 3. Data is updated from next scan

Ex.) Display change (Heart \rightarrow Clock)



Change writing of display and luminance during scan operation

 \rightarrow Scan operation is not reset, and display is reflected from the next scan data.

OPERATION (continued)


7. Functions and sequences of each block (continued)

7.4 Operation at Matrix block RAM data change (2)

Matrix LED firefly cycle change

- 1. Cycle change writing
- 2. Only cycle change dot changes cycle (No Reset)

Ex.) Cycle change ("01" \rightarrow "10")



Change writing of cycle

→ Only the dot for change of cycle is not reset, cycle change is reflected.

Panasonic

AN32151A


OPERATION (continued)

7. Functions and sequences of each block (continued)

7.4 Operation at Matrix block RAM data change (3)

Matrix LED firefly delay change

- (1) Delay change at A interval
 - 1. Delay change writing
 - 2. Only the dot for change is reset
 - 3. The difference of a delay setup before and after writing is applied as actual delay.
 - 4. The dot for change restarts from A interval.
- Ex.) Delay change ("01" \rightarrow "11")
 - (1) Delay change at A interval (at the increase of duty)



OPERATION (continued)


7. Functions and sequences of each block (continued)

7.4 Operation at Matrix block RAM data change (4)

Matrix LED firefly delay change (continued)


Ex.) Delay change ("01" \rightarrow "11")

(2) Delay change at B interval (at Duty 100%)




Ex.) Delay change ("01" \rightarrow "00")

(3) Delay change at C interval (at the decrease of Duty)



Ex.) Delay change ("01" \rightarrow "10")

(4) Delay change at D interval (at Duty 0%)



Page 48 of 53

Panasonic


AN32151A

OPERATION (continued)

7. Functions and sequences of each block (continued)

7.5 Equivalent circuit example of constant current driver block

In case of X0 pin (Dot matrix driver)



The constant current driver example of Matrix LED driver is shown in the above figure.

The constant current source for constant current driver is given by the following formula.

 $V(IREF) / R(IREF) = 0.3 V / 39 k\Omega = 7.7 \mu A$

The current value (Ix0) of LED can be set from 0.00 mA to 21.00 mA by adjusting the mirror ratio of Q1 and Q2 via serial interface at DAC

When R(IREF) is changed to 78 k Ω , which is 2 times the value shown in the above example, the constant current value decreases to 1/2 of each address setting value. (However, the accuracy of each current value in this case cannot be guaranteed.)

In addition, please take note that the constant current value of all LED drivers also decreases to 1/2 of each address setting value.

The accuracy of V(IREF) is 0.3 ± 0.1 V.

ERJ2RHD393X (±0.5%) made by Panasonic is recommended for R(IREF) to keep the accuracy of constant current value for LED.

Page 49 of 53


Panasonic

AN32151A

OPERATION (continued)

7. Functions and sequences of each block (continued)


7.6 RESET block configuration



^{*} All logic to which the power supply is not connected are connected to VB as power supplied.


Page 50 of 53


8. Connection between power supplies



PACKAGE INFORMATION (Reference Data)

Package Code: XBGA049-W-3033AEL





Body Material : Br / Sb Free Epoxy Resin

Reroute Material : Cu

Bump : SnAgCu

Page 52 of 53

Panasonic

AN32151A

IMPORTANT NOTICE

- 1. When using the LSI for new models, verify the safety including the long-term reliability for each product.
- 2. When the application system is designed by using this LSI, please confirm the notes in this book. Please read the notes to descriptions and the usage notes in the book.
- 3. This LSI is intended to be used for general electronic equipment.

Consult our sales staff in advance for information on the following applications: Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this LSI may directly jeopardize life or harm the human body.

Any applications other than the standard applications intended.

- (1) Space appliance (such as artificial satellite, and rocket)
- (2) Traffic control equipment (such as for automobile, airplane, train, and ship)
- (3) Medical equipment for life support
- (4) Submarine transponder
- (5) Control equipment for power plant
- (6) Disaster prevention and security device
- (7) Weapon
- (8) Others: Applications of which reliability equivalent to (1) to (7) is required

Our company shall not be held responsible for any damage incurred as a result of or in connection with the LSI being used for any special application, unless our company agrees to the use of such special application.

- 4. This LSI is neither designed nor intended for use in automotive applications or environments unless the specific product is designated by our company as compliant with the ISO/TS 16949 requirements.
 - Our company shall not be held responsible for any damage incurred by customers or any third party as a result of or in connection with the LSI being used in automotive application, unless our company agrees to such application in this book.
- 5. Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Our company shall not be held responsible for any damage incurred as a result of our LSI being used by our customers, not complying with the applicable laws and regulations.
- 6. Pay attention to the direction of LSI. When mounting it in the wrong direction onto the PCB (printed-circuit-board), it might emit smoke or ignite.
- 7. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In addition, refer to the Pin Description for the pin configuration.
- 8. Perform visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as solder-bridge between the pins of the semiconductor device. Also, perform full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the LSI during transportation.
- 9. Take notice in the use of this product that it might be damaged or occasionally emit smoke when an abnormal state occurs such as output pin-VCC short (Power supply fault), output pin-GND short (Ground fault), or output-to-output-pin short (load short). Safety measures such as installation of fuses are recommended because the extent of the above-mentioned damage and smoke emission will depend on the current capability of the power supply..
- 10. The protection circuit is for maintaining safety against abnormal operation. Therefore, the protection circuit should not work during normal operation.
 - Especially for the thermal protection circuit, if the area of safe operation or the absolute maximum rating is momentarily exceeded due to output pin to VCC short (Power supply fault), or output pin to GND short (Ground fault), the LSI might be damaged before the thermal protection circuit could operate.
- 11. Unless specified in the product specifications, make sure that negative voltage or excessive voltage are not applied to the pins because the device might be damaged, which could happen due to negative voltage or excessive voltage generated during the ON and OFF timing when the inductive load of a motor coil or actuator coils of optical pick-up is being driven.
- 12. Verify the risks which might be caused by the malfunctions of external components.
- 13. Due to the unshielded structure of this LSI, functions and characteristics of the product cannot be guaranteed under the exposure of light. During normal operation or even under testing condition, please ensure that the LSI is not exposed to light.
- 14. Please ensure that your design does not have metal shield parts touching the chip surface as the surface potential is GND voltage.
- 15. Pay attention to the breakdown voltage of this LSI when using.
 - $More\ than + 1500\ V\ or\ less\ than 1500\ V\ electrostatic\ discharge\ to\ all\ the\ pins\ might\ damage\ this\ product.$

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.

 Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com