- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- Two 8-Bit Parity Generators/Checkers
- Open-Drain Active-Low Parity-Error Output
- Expandable for Larger Word Widths
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- CY54FCT480T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT480T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current


description

The 'FCT480T devices are high-speed, dual, 8-bit parity generators/checkers. Each parity generator/checker accepts eight data bits and one parity bit as inputs, and generates a sum and parity-error (ERROR) output. These devices can be used in odd-parity systems. ERROR is an open-drain output designed for easy expansion of

(TOP VIEW) 24 🛮 V_{CC} B₁ [23 🛮 A₂ 2 C₁ 🛮 3 [] B₂ 22 D_1 21 E₁ [20 | D₂ F_1 $\begin{bmatrix} E_2 \end{bmatrix}$ 19

CY74FCT480T . . . P, Q, OR SO PACKAGE

CY54FCT480T...L PACKAGE (TOP VIEW)



NC - No internal connection

the word width by a wired-OR connection of several 'FCT480T devices. Because no additional logic is needed, the parity-generation or parity-checking times remain the same as for an individual 'FCT480T device.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PAC	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	DIP – P	Tube	6.1	CY74FCT480BTPC	CY74FCT480BTPC
_40°C to 85°C	QSOP - Q	Tape and reel	6.1	CY74FCT480BTQCT	FCT480B
	SOIC - SO Tube		6.1	CY74FCT480BTSOC	FCT480B
-40 C to 65 C	3010 - 30	Tape and reel	6.1	CY74FCT480BTSOCT	FC1400B
	DIP – P	Tube	7.5	CY74FCT480ATPC	CY74FCT480ATPC
	QSOP - Q	Tape and reel	7.5	CY74FCT480ATQCT	FCT480A
–55°C to 125°C	LCC – L	Tube	7	CY54FCT480BTLMB	


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS							
A ₁ -H ₁	A ₂ -H ₂	CHK/GEN	PAR ₁	PAR ₂	ODD ₁	ODD ₂	ERROR	
		Н	Н	Н	L	L	Н	
	Number of	Н	L	Н	Н	L	L	
	A ₂ -H ₂ inputs,	Н	Н	L	L	Н	L	
	high is even	Н	L	L	Н	Н	L	
Number of		L	X	X	Н	Н	L	
A ₁ -H ₁ inputs, high is even		Н	Н	Н	L	Н	L	
	Number of	Н	L	Н	Н	Н	L	
	inputs A ₂ –H ₂ ,	Н	Н	L	L	L	Н	
	high is odd	Н	L	L	Н	L	L	
		L	X	X	Н	L	L	
		Н	Н	Н	Н	L	L	
	Number of	Н	L	Н	L	L	Н	
	A ₂ –H ₂ inputs,	Н	Н	L	Н	Н	L	
	high is even	Н	L	L	L	Н	L	
Number of		L	X	X	L	Н	L	
A ₁ -H ₁ inputs, high is odd		Н	Н	Н	Н	Н	L	
	Number of	Н	L	Н	L	Н	L	
	A ₂ -H ₂ inputs,	Н	Н	L	Н	L	L	
	high is odd	Н	L	L	L	L	Н	
		L	Χ	Χ	L	L	Н	

H = High logic level, L = Low logic level, X = Don't care

logic diagram



Pin numbers shown are for the P, Q, and SO packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	
DC output voltage range	
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



CY54FCT480T, CY74FCT480T DUAL 8-BIT PÁRITY GENERATORS/CHECKERS

SCCS025B - MAY 1993 - REVISED OCTOBER 2001

recommended operating conditions (see Note 3)

		CY	54FCT48	0T	CY74FCT480T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
loh	High-level output current			-12			-32	mA
l _{OL}	Low-level output current			32			64	mA
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD 4445750	TEGT COURTIONS	CY	54FCT48	0Т	CY						
PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT			
	V _{CC} = 4.5 V, I _{IN} = -18 mA		-0.7	-1.2							
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V			
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3								
Vон	V _{CC} = 4.75 V				2.4	3.3		V			
	$I_{OH} = -32 \text{ mA}$				2						
\/a-	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 32 \text{ mA}$		0.3	0.55				V			
VOL	V _{CC} = 4.75 V, I _{OL} = 64 mA					0.3	0.55	V			
V_{hys}	All inputs		0.2			0.2		V			
1.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5							
ΙΙ	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = V_{CC}$						5	μΑ			
ΊΗ	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1							
	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						±1	μΑ			
lu.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$							μΑ			
Iμ	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μΛ			
l _{off}	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ			
los‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$	V _{OUT} = 0 V						mA			
iost	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$				-60	-120	-225	ША			
lozu	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$			10				μA			
IOZH	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$						10	μΛ			
lozi	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$			-10				μА			
lozL	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$						-10	μА			
loo	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA			
Icc	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	IIIA			
Aloo	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open		0.5	2				mA			
∆ICC	V _{CC} = 5.25 V, V _{IN} = 3.4 V\$, f ₁ = 0, Outputs open					0.5	2				

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		CY	54FCT48	0T	CY74FCT480T			UNIT		
PARAMETER		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII		
ICCD¶	$V_{CC} = 5.5 \text{ V, Outp}$ One bit switching a $V_{IN} \le 0.2 \text{ V or } V_{IN}$	at 50% duty cycle,		0.06	0.12				mA/	
ICCD.	$V_{CC} = 5.25 \text{ V}, \text{ Out}$ One bit switching a $V_{IN} \le 0.2 \text{ V}$ or V_{IN}	at 50% duty cycle,						0.06	0.12	MHz
		One bit switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	V _{CC} = 5.5 V, f ₀ = 0 MHz, Outputs open	at 50% duty cycle	V _{IN} = 3.4 V or GND		1	2.4				
		16 bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.5	5				
IC#		at 50% duty cycle	V _{IN} = 3.4 V or GND		6.5	21				mA
10"		One bit switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	$V_{CC} = 5.25 \text{ V},$ $f_0 = 0 \text{ MHz},$	at 50% duty cycle	V _{IN} = 3.4 V or GND					1	2.4	
	Outputs open	16 bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.5	5	
		at 50% duty cycle	V _{IN} = 3.4 V or GND					6.5	21	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

I_C= Total supply current

ICC= Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

DH= Duty cycle for TTL inputs high

 N_{T} = Number of TTL inputs at D_{H}

I_{CCD}= Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁= Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



This parameter is derived for use in total power-supply calculations.

 $^{^{\#}}$ IC=ICC + \triangle ICC \times DH \times NT + ICCD (f₀/2 + f₁ \times N₁)

CY54FCT480T, CY74FCT480T DUAL 8-BIT PARITY GENERATORS/CHECKERS


SCCS025B - MAY 1993 - REVISED OCTOBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FCT480AT	CY54FCT480BT	CY74FCT480BT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	UNIT	
t _{PLH}	А	ODD	7.5	7	6.1	ns	
t _{PHL}	A	(see Figure 1)	7	6.6	6.1		
^t PLH	CHK/ GEN	ODD	6.5	6.3	5.9		
t _{PHL}	CHK/GEN	(see Figure 1)	7.5	7.4	5.9	ns	
t _{PLH} †	А	ERROR	7	7	6.1	ns	
t _{PHL}	A	(see Figure 2)	8.5	8.1	6.5	115	
t _{PLH}	CHK/ GEN	ERROR	7.5	7.1	5.7	nc	
^t PHL	CHN/GEN	(see Figure 2)	7	6.9	5.5	ns	

 $^{^{\}dagger}$ tpLH is measured up to VoUT = VoL + 0.3 V.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION FOR OPEN-DRAIN OUTPUTS



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





17-May-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CY54FCT480BTLMB	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	CY54FCT 480BTLMB	Samples
CY74FCT480BTPC	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	-40 to 85	CY74FCT480BTPC	
CY74FCT480BTPCE4	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	-40 to 85		
CY74FCT480BTQCT	OBSOLETE	SSOP	DBQ	24		TBD	Call TI	Call TI	-40 to 85	FCT480B	
CY74FCT480BTQCTE4	OBSOLETE	SSOP	DBQ	24		TBD	Call TI	Call TI	-40 to 85		
CY74FCT480BTQCTG4	OBSOLETE	SSOP	DBQ	24		TBD	Call TI	Call TI	-40 to 85		
CY74FCT480BTSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT480B	Samples
CY74FCT480BTSOCE4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		Samples
CY74FCT480BTSOCG4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-May-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com