











TPD3S014, TPD3S044

SLVSCP4A - OCTOBER 2014-REVISED JANUARY 2015

TPD3S0x4 Current Limit Switch and D+/D- ESD Protection for USB Host Ports

1 Features

- Continuous Current Ratings of 0.5 A and 1.5 A
- Fixed, Constant Current Limits of 0.85 A and 2.15 A (Typ.)
- Fast Overcurrent Response 2 μs
- Integrated Output Discharge
- Reverse Current Blocking
- Short-Circuit Protection
- Over Temperature Protection with Auto-Restart
- Built-In Soft Start
- Ambient Temperature Range: –40°C to 85°C
- Product Regulatory Compliance
 - UL Recognized Component (UL 2367, Standard for Solid State Overcurrent Protectors)
 - CB File No. E169910 to IEC 60950-1, Information Technology Equipment
- IEC 61000-4-2 Level 4 ESD Protection (External Pins)
 - ±12-kV Contact Discharge (IEC 61000-4-2)
 - ±15-kV Air Gap Discharge (IEC 61000-4-2)

2 Applications

- USB Ports/Hubs
- Laptops, Desktops
- High-Definition Digital TVs
- Set Top Boxes

3 Description

The TPD3S0x4's are integrated devices that feature a current limited load switch and a two channel Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diode array for USB interfaces.

The TPD3S0x4 devices are intended for applications such as USB where heavy capacitive loads and short-circuits are likely to be encountered: TPD3S0x4's provide short circuit protection and over current protection. The TPD3S0x4's limit the output current to a safe level by operating in constant current mode when the output load exceeds the current limit threshold. The fast overload response eases the burden on the main 5V power supply by quickly regulating the power when the output is shorted. The rise and fall times for the current limit switch are controlled to minimize current surges when turning the device on and off.

The TPD3S014 and TPD3S044 will allow 0.5 A and 1.5 A of continuous current, respectively. The TVS diode array is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The high level of integration, combined with its easy-to-route DBV package, allows this device to provide great circuit protection for USB interfaces in applications like laptops, high-definition digital TVs, and set top boxes.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPD3S0x4	DBV (6)	2.90 mm × 2.80 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Simplified Schematic






Table of Contents

1 2 3 4 5 6	Features 1 Applications 1 Description 1 Simplified Schematic 1 Revision History 2 Device Comparison 3		9.2 Functional Block Diagram 9.3 Feature Description 9.4 Device Functional Modes Application and Implementation 10.1 Application Information 10.2 Typical Application	12 16 17 17
9	Pin Configuration and Functions3Specifications48.1 Absolute Maximum Ratings48.2 ESD Ratings48.3 Recommended Operating Conditions48.4 Thermal Information58.5 Electrical Characteristics: $T_J = T_A = 25^{\circ}C$ 58.6 Electrical Characteristics: $-40^{\circ}C \le T_J \le 125^{\circ}C$ 68.7 Typical Characteristics7Detailed Description129.1 Overview12	13	Power Supply Recommendations Layout	21 21 23 23 23 23 23 23

5 Revision History

Cł	nanges from Original (October 2014) to Revision A	age
•	Updated document to full version datasheet.	1


Submit Documentation Feedback



6 Device Comparison

PART NUMBER	MAXIMUM OPERATING CURRENT	OUTPUT DISCHARGE	ENABLE	PACKAGED DEVICE AND MARKING SOT23-6 (DBV)
TPD3S014	0.5 A	Υ	High	SII
TPD3S044	1.5 A	Υ	High	SIJ

7 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION		
NAME	NO.	DESCRIPTION		
D1	5	LICE data and LICE data		
D2	6	USB data+ or USB data-		
EN	1	Enable input, logic high turns on power switch		
GND	GND 2 Ground			
IN	Input voltage and power-switch drain; Connect a 0.1 μF or greater ceramic capacitor from IN to GND close to th IC			
OUT 4 Power-switch output, connect to load		Power-switch output, connect to load		

Product Folder Links: TPD3S014 TPD3S044



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	V _{IN}	-0.3	6	
	V _{OUT}	-0.3	6	
Input voltage (3)	EN	-0.3	6	V
	D1	-0.3	6	
	D2	-0.3	6	
Voltage range from V	IN to V _{OUT}	-6	6	V
Junction temperature	, T _J	Internall	y limited	
Storage temperature	range, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±2000	
V _(ESD) Electrostatic		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	All pins	±500	V
,	discharge	IEC 61000-4-2 Contact Discharge (3)	V _{OUT} , Dx pins	±12000	
		IEC 61000-4-2 Air-Gap Discharge (3)	V _{OUT} , Dx pins	±15000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	4.5	5.5	V
V _{EN}	Input voltage, EN	0	5.5	V
V_{IH}	High-level Input voltage, EN	2		V
V_{IL}	Low-level Input voltage, EN		0.7	V
C _{IN}	Input de-coupling capacitance, IN to GND	0.1		μF
I _{OUT} ⁽¹⁾	Continuous output current (TPD3S014)		0.5	
OUT	Continuous output current (TPD3S044)		1.5	Α Α
T_{J}	Operating junction temperature	-40	125	°C

Product Folder Links: TPD3S014 TPD3S044

(1) Package and current ratings may require an ambient temperature derating of 85°C

Submit Documentation Feedback

⁽²⁾ Voltages are with respect to GND unless otherwise noted.

⁽³⁾ See the Input and Output Capacitance section.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.

⁽³⁾ V_{OUT} was tested on a PCB with input and output bypassing capacitors of 0.1 μF and 120 μF, respectively.



8.4 Thermal Information

		TPD3S0x4	
	THERMAL METRIC (1)(2)	DBV	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	185.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	124.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	32.0	
Ψ_{JT}	Junction-to-top characterization parameter	23.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	31.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	
R _{0JA} (Custom)	See the Power Dissipation and Junction Temperature section	120.3	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) See Device Comparison Table.

8.5 Electrical Characteristics: $T_J = T_A = 25^{\circ}C$

Unless otherwise noted: $V_{IN} = 5 \text{ V}$, $V_{EN} = V_{IN}$, $I_{OUT} = 0 \text{ A}$. See *Device Comparison* for the rated current of each part number. Parametrics over a wider operational range are shown in the second *Electrical Characteristics:* $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$ table.

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER	SWITCH					
	Land Oderdanista	TPD3S014		97	110	mΩ
Б		TPD3S014: -40°C ≤ (T _J , T _A) ≤ 85°C		96	130	
R _{DS(on)}	Input – Output resistance	TPD3S044		74	91	
		TPD3S044: -40°C ≤ (T _J , T _A) ≤ 85°C		74	106	
CURREN	T LIMIT					
(2) Overest Fig. 27		TPD3S014	0.67	0.85	1.01	۸
I _{OS} ⁽²⁾	Current limit, see Figure 27	TPD3S044	1.70	2.15	2.50	Α
SUPPLY	CURRENT				•	
	Supply current, switch disabled	I _{OUT} = 0A		0.02	1	μA
I _{SD}		$-40^{\circ}\text{C} \le (\text{T}_{\text{J}}, \text{T}_{\text{A}}) \le 85^{\circ}\text{C}, \text{ V}_{\text{IN}} = 5.5 \text{ V}, \text{ I}_{\text{OUT}} = 0 \text{ A}$			2	
	Committee and a solitate and blad	I _{OUT} = 0A		66	74	
I _{SE}	Supply current, switch enabled	$-40^{\circ}\text{C} \le (\text{T}_{\text{J}}, \text{T}_{\text{A}}) \le 85^{\circ}\text{C}, \text{ V}_{\text{IN}} = 5.5 \text{ V}, \text{ I}_{\text{OUT}} = 0 \text{ A}$			85	μA
		V _{OUT} = 5 V, V _{IN} = 0 V, Measure I _{VOUT}		0.2	1	
I _{REV}	Reverse leakage current	-40 °C ≤ (T_J, T_A) ≤ 85 °C, V_{OUT} = 5 V, V_{IN} = 0 V, measure IV_{OUT}			5	μA
OUTPUT	DISCHARGE					
R _{PD}	Output pull-down resistance ⁽³⁾	V _{IN} = V _{OUT} = 5 V, disabled	400	456	600	Ω
ESD PRO	DTECTION					
ΔC _{IO}	Differential capacitance between the D1, D2 lines	f = 1 MHz, V _{IO} = 2.5 V		0.02		pF
C _{IO}	(D1, D2 to GND)	$f = 1 \text{ MHz}, V_{IO} = 2.5 \text{ V}$		1.4		pF
Б	Dynamic on-resistance D1, D2	Dx to GND		0.0		0
R_{DYN}	IEC clamps ⁽⁴⁾	GND to Dx	0.2			Ω

- (1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature
- (2) See *Current Limit* for explanation of this parameter.
- (3) These Parameters are provided for reference only, and do not constitute a part of TI's published device specifications for purposes of TI's product warranty.
- (4) RDYN was extracted using the least squares first of the TLP characteristics between I = 20A and I = 30A.

Product Folder Links: TPD3S014 TPD3S044



8.6 Electrical Characteristics: -40°C ≤ T_J ≤ 125°C

Unless otherwise noted: $4.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$, $V_{EN} = V_{IN}$, $I_{OUT} = 0 \text{ A}$, typical values are at 5 V and 25°C. See the *Device Comparison* for the rated current of each part number.

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER	SWITCH					
_		TPD3S014		97	154	_
R _{DS(on)}	Input – output resistance	TPD3S044		74	121	mΩ
ENABLE	INPUT (EN)					
	Threshold	Input rising	1	1.45	2	V
	Hysteresis			0.13		V
	Leakage current	V _{EN} = 0 V	-1	0	1	μA
t _{ON}	Turn on time	V_{IN} = 5 V, C_L = 1 μF, R_L = 100 Ω , EN \uparrow See Figure 26	1	1.6	2.2	ms
t _{OFF}	Turn off time	V_{IN} = 5 V, C_L = 1 μF, R_L = 100 Ω , EN \downarrow See Figure 26	1.7	2.1	2.7	ms
t _R	Rise time, output	$C_L = 1 \mu F$, $R_L = 100 \Omega$, $V_{IN} = 5 V$, See Figure 25	0.4	0.64	0.9	ms
t _F	Fall time, output	$C_L = 1 \mu F$, $R_L = 100 \Omega$, $V_{IN} = 5 V$, See Figure 25	0.25	0.4	0.8	ms
CURREN	TLIMIT					
I _{OS} (2)	Compart limit and Figure 27	TPD3S014	0.65	0.85	1.05	Α
IOS (=)	Current limit, see Figure 27	TPD3S044	1.60	2.15	2.70	А
t _{IOS}	Short-circuit response time (3)	$V_{\rm IN}$ = 5 V (see Figure 27) One Half full load \rightarrow R _{SHORT} = 50 mΩ Measure from application to when current falls below 120% of final value		2		μs
SUPPLY	CURRENT				<u>.</u>	
I _{SD}	Supply current, switch disabled	I _{OUT} = 0 A		0.02	10	μΑ
I _{SE}	Supply current, switch enabled	I _{OUT} = 0 A		66	94	μΑ
I_{REV}	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{Measure } I_{VOUT}$		0.2	20	μΑ
UNDERV	OLTAGE LOCKOUT					
V_{UVLO}	Rising threshold	$V_{IN}\uparrow$	3.5	3.77	4	V
	Hysteresis	$V_{IN}\downarrow$		0.14		V
OUTPUT	DISCHARGE					
D	Output pull down registence	V _{IN} = 4 V, V _{OUT} = 5 V, Disabled	350	545	1200	Ω
R _{PD}	Output pull-down resistance	V _{IN} = 5 V, V _{OUT} = 5 V, Disabled	300	456	800	12
THERMA	L SHUTDOWN	·				
-	Diging throughold (T.)	In current limit	135			°C
T _{SHDN}	Rising threshold (T _J)	Not in current limit	155			
	Hysteresis ⁽³⁾			20		°C
ESD PRO	DTECTION	-				
I _I	Input leakage current (D1, D2)	V _I = 3.3 V		0.02	1	μΑ
V _D	Diode forward voltage (D1, D2); Lower clamp diode	I _O = 8 mA			0.95	V
V _{BR}	Breakdown voltage (D1, D2)	I _{BR} = 1 mA	6			V

⁽¹⁾ Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature


Product Folder Links: TPD3S014 TPD3S044

⁽²⁾ See Current Limit section for explanation of this parameter.

⁽³⁾ These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.




8.7 Typical Characteristics



(1) During the short applied tests, $300\mu F$ is used because of the use of an external supply.

Figure 1. Test Circuit for System Operation in Typical Characteristics




Copyright © 2014–2015, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS


Typical Characteristics (continued)



Submit Documentation Feedback




Typical Characteristics (continued)



Submit Documentation Feedback

TEXAS INSTRUMENTS


Typical Characteristics (continued)



Submit Documentation Feedback



Typical Characteristics (continued)



Submit Documentation Feedback




9 Detailed Description

9.1 Overview

The TPD3S0x4 are highly integrated devices that feature a current limited load switch and a two channel Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diode array for USB interfaces. The TPD3S014 and TPD3S044 provide 0.5 A and 1.5 A, respectively, of continuous load current in 5-V circuits. These parts use N-channel MOSFETs for low resistance, maintaining voltage regulation to the load. It is designed for applications where short circuits or heavy capacitive loads will be encountered. Device features include enable, reverse blocking when disabled, output discharge pull-down, over-current protection, and over-temperature protection. Finally, with two channels of TVS ESD protection diodes integrated, TPD3S0x4s provide system level ESD protection to all the pins of the USB port.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Undervoltage Lockout (UVLO)

The UVLO circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges.

9.3.2 Enable

The logic enable input (EN) controls the power switch, bias for the charge pump, driver, and other circuits. The supply current is reduced to less than 1 μ A when the TPD3S0x4s are disabled. The enable input is compatible with both TTL and CMOS logic levels.

The turn on and turn off times (t_{ON} , t_{OFF}) are composed of a delay and a rise or fall time (t_R , t_F). The delay times are internally controlled. The rise time is controlled by both the TPD3S0x4s and the external loading (especially capacitance). TPD3S0x4s fall time is controlled by the loading (R and C), and the output discharge (R_{PD}). An output load consisting of only a resistor will experience a fall time set by the TPD3S0x4s. An output load with parallel R and C elements will experience a fall time determined by the (R x C) time constant if it is longer than the TPD3S0x4's t_F . Please see Figure 25 and Figure 26 for a pictural description of t_R , t_F , t_{ON} , and t_{OFF} . The enable should not be left open; it may be tied to VIN.

Submit Documentation Feedback






Figure 25. Power-On and Power-Off Timing

Figure 26. Enable Timing, Active-High Enable

9.3.3 Internal Charge Pump

The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the gate driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality. The MOSFET power switch will block current from OUT to IN when turned off by the UVLO or disabled.

9.3.4 Current Limit


The TPD3S0x4s respond to overloads by limiting output current to the static current-limit (IOS) levels shown in the *Electrical Characteristics:* $T_J = T_A = 25^{\circ}\text{C}$ table. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ($I_{OS} \times R_{LOAD}$). Two possible overload conditions can occur.

The first overload condition occurs when either:

- 1. The input voltage is first applied, enable is true, and a short circuit is present (load which draws $I_{OLT} > I_{OS}$) or
- 2. The input voltage is present and the TPD3S0x4s are enabled into a short circuit.

The output voltage is held near zero potential with respect to ground and the TPD3S0x4s ramp the output current to IOS. The TPD3S0x4s will limit the current to IOS until the overload condition is removed or the device begins to thermal cycle. The device subsequently cycles current off and on as the thermal protection engages.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within $t_{\rm IOS}$ (Figure 27 and Figure 28) when the specified overload (per Electrical Characteristics table) is applied. The response speed and shape will vary with the overload level, input circuit, and rate of application. The current-limit response will vary between simply settling to $I_{\rm OS}$, or turnoff and controlled return to $I_{\rm OS}$. Similar to the previous case, the TPD3S0x4s will limit the current to $I_{\rm OS}$ until the overload condition is removed or the device begins to thermal cycle.






Figure 27. Output Short Circuit Parameters

Figure 28. Output Characteristic Showing Current Limit



The TPD3S0x4s thermal cycle if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation $[(V_{IN} - V_{OUT}) \times I_{OS}]$ driving the junction temperature up. The devices turn off when the junction temperature exceeds 135°C (min) while in current limit. The devices remains off until the junction temperature cools 20°C and then restarts.

There are two kinds of current limit profiles typically available in TI switch products similar to the TPD3S0x4s. Many older designs have an output I vs V characteristic similar to the plot labeled "Current Limit with Peaking" in Figure 29. This type of limiting can be characterized by two parameters, the current limit corner (I_{OC}), and the short circuit current (I_{OS}). I_{OC} is often specified as a maximum value. The TPD3S0x4 parts do not present noticeable peaking in the current limit, corresponding to the characteristic labeled "Flat Current Limit" in Figure 29. This is why the I_{OC} parameter is not present in the *Electrical Characteristics* tables.




Figure 29. Current Limit Profiles

9.3.5 Output Discharge

A 470- Ω (typical) output discharge resistance will dissipate stored charge and leakage current on OUT when the TPD3S0x4s are in UVLO or disabled. The pull-down circuit will lose bias gradually as V_{IN} decreases, causing a rise in the discharge resistance as V_{IN} falls towards 0 V.

9.3.6 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a 0.1 μF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling.

All protection circuits such as the TPD3S0x4s will have the potential for input voltage overshoots and output voltage undershoots.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turn on). Theoretically, the peak voltage is 2 times the applied. The second cause is due to the abrupt reduction of output short circuit current when the TPD3S0x4s turn off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the TPD3S0x4s outputs are shorted. Applications with large input inductance (for example, connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance reduce the voltage overshoot from exceeding the absolute maximum voltage of the device. The fast current-limit speed of the TPD3S0x4s to hard output short circuits isolates the input bus from faults. However, ceramic input capacitance in the range of 1 to 22 μ F adjacent to the TPD3S0x4s inputs aids in both speeding the response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted.

Submit Documentation Feedback



Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPD3S0x4s have abruptly reduced OUT current. Energy stored in the inductance will drive the OUT voltage down and potentially negative as it discharges. Applications with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. When implementing USB standard applications, a 120 μ F minimum output capacitance is required. Typically a 150- μ F electrolytic capacitor is used, which is sufficient to control voltage undershoots. However, if the application does not require 120 μ F of capacitance, and there is potential to drive the output negative, a minimum of 10- μ F ceramic capacitance on the output is recommended. The voltage undershoot should be controlled to less than 1.5 V for 10 μ s.

9.3.7 Power Dissipation and Junction Temperature

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPD3S0x4s. The system designer can control choices of the devices proximity to other power dissipating devices and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors, such as airflow and maximum ambient temperature, are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow. Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical. In particular, connect the GND pin to a large ground plane for the best thermal dissipation. The following PCB layout example Figure 30 was used to determine the $R_{\rm 0JA}$ Custom thermal impedances noted in the *Thermal Information* table. It is based on the use of the JEDEC high-k circuit board construction with 4, 1 oz. copper weight layers (2 signal and 2 plane).




Figure 30. PCB Layout Example

The following procedure requires iteration because power loss is due to the internal MOSFET $I^2 \times R_{DS(ON)}$, and $R_{DS(ON)}$ is a function of the junction temperature. As an initial estimate, use the $R_{DS(ON)}$ at 125°C from the *Typical Characteristics*, and the preferred package thermal resistance for the preferred board construction from the *Thermal Information* table.

$$T_J = T_A + [(I_{OUT}^2 \times R_{DS(ON)}) \times R_{\theta JA}]$$

where

- I_{OUT} = rated OUT pin current (A)
- $R_{DS(ON)}$ = Power switch on-resistance at an assumed $T_J(\Omega)$
- T_A = Maximum ambient temperature (°C)
- T_J = Maximum junction temperature (°C)
- R_{0,JA} = Thermal resistance (°C/W)

(1)

If the calculated T_J is substantially different from the original assumption, estimate a new value of $R_{DS(ON)}$ using the typical characteristic plot and recalculate.

If the resulting T_J is not less than 125°C, try a PCB construction with a lower $R_{\theta JA}$. Please find the junction temperature derating curve based on the TI standard reliability duration in Figure 31.




Figure 31. Junction Temperature Derating Curve

9.4 Device Functional Modes

9.4.1 Operation with $V_{IN} < 4 \text{ V (Minimum } V_{IN})$

These devices operate with input voltages above 4V. The maximum UVLO voltage on IN is 4V and the devices will operate at input voltages above 4 V. Any voltage below 4 V may not work with these devices. The minimum UVLO is 3.5 V, so some devices may work between 3.5 V and 4 V. At input voltages below the actual UVLO voltage, these devices will not operate.

9.4.2 Operation With EN Control

The enable rising edge threshold voltage is 1.45 V typical and 2 V maximum. With EN held below that voltage the device is disabled and the load switch will be open. The IC quiescent current is reduced in this state. When the EN pin is above its rising edge threshold and the input voltage on the IN pin is above its UVLO threshold, the device becomes active. The load switch is closed, and the current limit feature is enabled. The output voltage on OUT will ramp up with the soft start value $T_{\rm ON}$ in order to prevent large inrush current surges on $V_{\rm BUS}$ due to a heavy capacitive load. When EN voltage is lowered below is falling edge threshold, the device output voltage will also ramp down with soft turn off value $T_{\rm OFF}$ to prevent large inductive voltages being presented to the system in the case a large load current is following through the device.

9.4.3 Operation of Level 4 IEC61000-4-2 ESD Protection

Regardless of which functional mode the devices are in, TPD3S0x4 will provide Level 4 IEC61000-4-2 ESD Protection on the pins of the USB connector.

Submit Documentation Feedback



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

TPD3S0x4 are devices that feature a current limited load switch and a two channel Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diode array. They are typically used to provide a complete protection solution for USB host ports. USB host ports are required by the USB specification to provide a current limit on the VBUS path in order to protect the system from over-current conditions on the port that could lead to system damage and user injury. Additionally, USB ports typically require system level IEC ESD protection due to direct end-user interaction. The following design procedure can be used to determine how to properly implement TPD3S0x4s in your systems to provide a complete, one-chip solution for your USB ports.

10.2 Typical Application

10.2.1 USB2.0 Application




Figure 32. USB2.0 Application Schematic

10.2.1.1 Design Requirements

For this design example, use the following as the system parameters.

DESIGN PARAMETER	VALUE
USB Port Type	Standard Downstream Port
Signal Voltage Range on V _{BUS}	0 V to 5.25 V
Current Range on V _{BUS}	0 mA to 500 mA
Maximum Voltage Droop Allowed on Adjacent USB Port	330 mV
Maximum Data Rate	480 Mbps

Product Folder Links: TPD3S014 TPD3S044



10.2.1.2 Detailed Design Procedure

To properly implement your USB port with TPD3S0x4s, the first step is to determine what type of USB port you are implementing in your system, whether it be a Standard Downstream Port (SDP), Charging Downstream Port (CDP), or Dedicated Charging Port (DCP); this will inform you what your maximum continuous operating current will be on VBUS. In our example, we are implementing an SDP port, so the maximum continuous current allowed to be pulled by a device is 500mA. Therefore, we need to choose a current limit switch that is 5.25V tolerant, can handle 500mA continuous DC current, and has a current limit point is above 500 mA so it will not current limit during normal operation. TPD3S014 is therefore the best choice for this application, as it has these features, and in fact was specifically designed for this application.

The next decision point is choosing your input and output capacitors for your current limit switch. A minimum of 0.1 μ F is always recommended on the IN pin. For the OUT pin on VBUS, USB standard requires a minimum of 120 μ F; typically a 150 μ F capacitor is used. The purpose of the capacitance requirement on the VBUS line in the USB specification is to prevent the adjacent USB port's VBUS voltage from dropping more than 330 mV during a hot-plug or fault occurrence on the VBUS pin of one USB port. Hot-plugs and fault conditions on one USB port should not disturb the normal operation of an adjacent USB port; therefore, it is possible to use an output capacitance lower than 120 μ F if your system is able to keep voltage droops on adjacent USB ports less than or equal to 330 mV. For example, if the DC/DC powering VBUS has a fast transient response, 120 μ F may not be required.

If your USB port is powered from a shared system 5V rail, a system designer may desire to use large than 0.1 μ F for the input capacitor on the IN pin. This is largely dependent on your PCB layout and parasitics, as well as your maximum tolerated voltage droop on the shared rail during transients. For more information on choosing input and output capacitors, please see *Input and Output Capacitance* in the Detailed Description section.


The EN pin controls the on and off state of the device, and typically is connected to the system processor for power sequencing. However, the EN pin can also be shorted to the IN pin to always have the TPD3S014 on when 5V power supply on; this also saves a GPIO pin on your processor.

For a USB port with High-Speed 480Mbps operation, low capacitance TVS ESD protection diodes are required to protect the D+ and D- lines in the event of system level ESD event. TPD3S014 has 2-channels of low capacitance TVS ESD protection diodes integrated. When placed near the USB connector, TPD3S014 offers little or no signal distortion during normal operation. TPD3S014 also ensures that the core system circuitry is protected in the event of an ESD strike. PCB Layout is critical when implementing TVS ESD protection diodes in your system; please read the *Layout* section for proper guidelines on routing your USB lines with TPD3S014.

Submit Documentation Feedback



10.2.1.3 Application Curves





10.2.2 USB3.0 Application




Figure 36. USB3.0 Application Schematic

10.2.2.1 Design Requirements

For this design example, use the following as the system parameters.

DESIGN PARAMETER	VALUE		
USB Port Type	Standard Downstream Port		
Signal Voltage Range on V _{BUS}	0 V to 5.25 V		
Current Range on V _{BUS}	0 mA to 900 mA		
Maximum Voltage Droop Allowed on Adjacent USB Port	330 mV		
Maximum Data Rate D+, D- Lines	480 Mbps		
Maximum Data Rate TX+/-, RX+/- Lines	5 Gbps		

10.2.2.2 Detailed Design Procedure

The implementation of the USB3.0 port with TPD3S0x4s is identical to the USB2.0 port, except that in this use case we must use TPD3S044 because USB3.0 SDP has a maximum V_{BUS} current 900 mA. TPD3S014 current limit level is too low for USB3.0 operation. In addition to using TPD3S044, USB3.0 has four more Super-Speed Lines for transferring data 5 Gbps, and these lines also typically require Level 4 IEC61000-4-2 ESD Protection. With a data rate of 5 Gbps, ultra-low capacitance TVS ESD protection diodes are required to protect the TX+/– and RX+/– lines in the event of system level ESD event. TPD4E05U06 provides 4-channels of ultra-low capacitance TVS ESD protection diodes for USB3.0 Super-Speed lines, and can be coupled with TPD3S044 to provide a two-chip total protection solution for the USB3.0 Host Port. Please refer to the *Layout* section of the datasheet for guidelines on the PCB Layout of this two-chip solution.

The rest of the design procedure is identical to the *USB2.0 Application* section, so please refer to it for the rest of the design procedure.

10.2.2.3 Application Curves

See *Application Curves* for TPD3S0x4 Eye-Diagram performance. Please refer to the TPD4E05U06 datasheet on ti.com to see its specifications and Eye-Diagram performance.

Submit Documentation Feedback



11 Power Supply Recommendations

These devices are designed to operate from a 5 V input voltage supply. This input should be well regulated. If the input supply is located more than a few inches away from the TPD3S0x4, additional bulk capacitance may be required in addition to the recommended minimum 0.1 μF bypass capacitor on the IN pin to keep the input rail stable during fault events.

12 Layout

12.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

12.2 Layout Examples




Figure 37. USB2.0 Type A TPD3S0x4 Board Layout



Layout Examples (continued)




Figure 38. USB3.0 Type A TPD3S044 Board Layout

Submit Documentation Feedback



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPD3S014	Click here	Click here	Click here	Click here	Click here
TPD3S044	Click here	Click here	Click here	Click here	Click here
TPD4E05U06	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPD3S014 TPD3S044



PACKAGE OPTION ADDENDUM

5-Feb-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD3S014DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SII	Samples
TPD3S044DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SIJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

5-Feb-2015

In no event shall TI's liabili	ity arising out of such information	exceed the total purchase	price of the TI part(s) at issue	in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD3S014DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPD3S044DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 5-Feb-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD3S014DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPD3S044DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com