

# PSoC<sup>®</sup> 4: PSoC 4000 Family Datasheet

# Programmable System-on-Chip (PSoC®)

#### **General Description**

PSoC<sup>®</sup> 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an ARM<sup>®</sup> Cortex<sup>™</sup>-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4000 product family is the smallest member of the PSoC 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CapSense) with best-in-class performance, and general-purpose analog. PSoC 4000 products will be fully upward compatible with members of the PSoC 4 platform for new applications and design needs.

#### **Features**

#### 32-bit MCU Subsystem

- 16-MHz ARM Cortex-M0 CPU
- Up to 16 KB of flash with Read Accelerator
- Up to 2 KB of SRAM

#### **Programmable Analog**

- Two current DACs (IDACs) for general-purpose or capacitive sensing applications
- One low-power comparator with internal reference

#### Low Power 1.71-V to 5.5-V operation

■ Deep Sleep mode with wake-up on interrupt and I<sup>2</sup>C address detect

#### Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense<sup>™</sup>)

#### **Serial Communication**

■ Multi-master I<sup>2</sup>C block with the ability to do address matching during Deep Sleep and generate a wake-up on match

#### **Timing and Pulse-Width Modulation**

- One 16-bit timer/counter/pulse-width modulator (TCPWM) block
- Center-aligned, Edge, and Pseudo-Random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

#### **Up to 20 Programmable GPIO Pins**

- 28-pin SSOP, 24-pin QFN, 16-pin SOIC, 16-pin QFN, and 8-pin SOIC packages
- GPIO pins on Ports 0, 1, and 2 can be CapSense or have other functions
- Drive modes, strengths, and slew rates are programmable

#### **PSoC Creator Design Environment**

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API) component for all fixed-function and programmable peripherals

#### **Industry-Standard Tool Compatibility**

 After schematic entry, development can be done with ARM-based industry-standard development tools

**Cypress Semiconductor Corporation**Document Number: 001-89638 Rev. \*D

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised January 9, 2015



#### More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
  - □ AN79953: Getting Started With PSoC 4
  - □ AN88619: PSoC 4 Hardware Design Considerations
  - □ AN86439: Using PSoC 4 GPIO Pins
  - □ AN57821: Mixed Signal Circuit Board Layout
  - □ AN81623: Digital Design Best Practices

- □ AN73854: Introduction To Bootloaders
- □ AN89610: ARM Cortex Code Optimization
- Technical Reference Manual (TRM) is in two documents:
  - ☐ Architecture TRM details each PSoC 4 functional block.
  - □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
  - □ CY8CKIT-040, PSoC 4000 Pioneer Kit, is an easy-to-use and inexpensive development platform with debugging capability. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
  - □ The MiniProg3 device provides an interface for flash programming and debug.

#### **PSoC Creator**

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets




Figure 1. CapSense Example Project in PSoC Creator





## **Contents**

Functional Definition	5
CPU and Memory Subsystem	5
System Resources	5
Analog Blocks	6
Fixed Function Digital	6
GPIO	6
Special Function Peripherals	6
Pinouts	8
Power	11
Unregulated External Supply	11
Regulated External Supply	11
Development Support	12
Documentation	
Online	12
Tools	12
Electrical Specifications	
Absolute Maximum Ratings	13
Device Level Specifications	13
Analog Peripherals	16

Digital Peripherals	18
Memory	
System Resources	19
•	22
Part Numbering Conventions	22
	24
Package Outline Drawings	25
Acronyms	28
Document Conventions	30
Units of Measure	30
Revision History	31
Sales, Solutions, and Legal Information	32
Worldwide Sales and Design Support	32
Products	32
PSoC® Solutions	32
Cypress Developer Community	32
Technical Support	32






Figure 2. Block Diagram

PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.



#### **Functional Definition**

#### **CPU and Memory Subsystem**

#### CPU

The Cortex-M0 CPU in the PSoC 4000 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. This enables fully compatible, binary, upward migration of the code to higher performance processors, such as the Cortex-M3 and M4. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for PSoC 4000 has four breakpoint (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4000 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver zero wait-state (WS) access time at 16 MHz.

#### SRAM

Two KB of SRAM are provided with zero wait-state access at 16 MHz.

#### **SROM**

A supervisory ROM that contains boot and configuration routines is provided.

#### System Resources

#### Power System

The power system is described in detail in the section on Power on page 11. It provides an assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4000 operates with a single external supply over the range of either 1.8 V  $\pm 5\%$  (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4000 provides Active, Sleep, and Deep Sleep low-power modes.


All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35  $\mu$ S.

#### Clock System

The PSoC 4000 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4000 consists of the internal main oscillator (IMO) and the internal low-frequency oscillator (ILO) and provision for an external clock.

Figure 3. PSoC 4000 MCU Clocking Architecture



The  $F_{CPU}$  signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are four clock dividers for the PSoC 4000, each with 16-bit divide capability The 16-bit capability allows flexible generation of fine-grained frequency values and is fully supported in PSoC Creator.

#### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4000. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is  $\pm 2\%$  (24 and 32 MHz).

#### **ILO Clock Source**

The ILO is a very low power, 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

#### Reset

The PSoC 4000 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset on the 24-pin package. An internal POR is provided on the 16-pin and 8-pin packages. The XRES pin has an internal pull-up resistor that is always enabled.

#### Voltage Reference

The PSoC 4000 reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a  $\pm 5\%$  reference.



#### **Analog Blocks**

#### Low-power Comparators

The PSoC 4000 has a low-power comparator, which uses the built-in voltage reference. Any one of up to 16 pins can be used as a comparator input and the output of the comparator can be brought out to a pin. The selected comparator input is connected to the minus input of the comparator with the plus input always connected to the 1.2-V voltage reference. This comparator is also used for CapSense purposes and is not available during CapSense operation.

#### Current DACs

The PSoC 4000 has two IDACs, which can drive any of up to 16 pins on the chip. These IDACs have programmable current ranges.

#### Analog Multiplexed Buses

The PSoC 4000 has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on Ports 0, 1, and 2.

#### **Fixed Function Digital**

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention.

#### Serial Communication Block (SCB)

The PSoC 4000 has a serial communication block, which implements a multi-master  $\rm I^2C$  interface.

I<sup>2</sup>C Mode: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000 and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The  $I^2C$  peripheral is compatible with the  $I^2C$  Standard-mode and Fast-mode devices as defined in the NXP  $I^2C$ -bus specification and user manual (UM10204). The  $I^2C$  bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000 is not completely compliant with the I<sup>2</sup>C spec in the following respect:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.
- Fast-mode minimum fall time is not met in Fast Strong mode; Slow Strong mode can help meet this spec depending on the Bus Load.

#### **GPIO**

The PSoC 4000 has up to 20 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - ☐ Analog input mode (input and output buffers disabled)
  - □ Input only
  - □ Weak pull-up with strong pull-down
  - ☐ Strong pull-up with weak pull-down
  - □ Open drain with strong pull-down
  - Open drain with strong pull-up
  - ☐ Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for PSoC 4000).

#### **Special Function Peripherals**

#### CapSense

CapSense is supported in the PSoC 4000 through a CSD block that can be connected to up to 16 pins through an analog mux bus via an analog switch (pins on Port 3 are not available for CapSense purposes). CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).



#### **Pinouts**

All port pins support GPIO. Ports 0, 1, and 2 support CSD CapSense and analog multiplexed bus connections. TCPWM functions and Alternate Functions are multiplexed with port pins as follows for the five PSoC 4000 packages.

Table 1. Pin Descriptions

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
20	VSS										
21	P0.0/TRIN0	1	P0.0/TRIN0							TRIN0: Trigger Input 0	
22	P0.1/TRIN1/CMPO _0	2	P0.1/TRIN1/CMPO _0	1	P0.1/TRIN1/CMPO _0	3	P0.1/TRIN1/CMPO _0			TRIN1: Trigger Input 1	CMPO_0: Sense Comp Out
23	P0.2/TRIN2	3	P0.2/TRIN2	2	P0.2/TRIN2	4	P0.2/TRIN2			TRIN2: Trigger Input 2	
24	P0.3/TRIN3	4	P0.3/TRIN3							TRIN3: Trigger Input 3	
25	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	3	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	2	P0.4/TRIN4/CMPO _0/EXT_CLK	TRIN4: Trigger Input 4	CMPO_0: Sense Comp Out, External Clock, CMOD Cap
26	VCC	6	VCC	4	VCC	6	VCC	3	VCC		
27	VDD	7	VDD	6	VDD	7	VDD	4	VDD		
28	VSS	8	VSS	7	VSS	8	VSS	5	VSS		
1	P0.5	9	P0.5			9	P0.5				
2	P0.6	10	P0.6	8	P0.6	10	P0.6				
3	P0.7	11	P0.7								
4	P1.0	12	P1.0								
5	P1.1/OUT0	13	P1.1/OUT0	9	P1.1/OUT0	11	P1.1/OUT0	6	P1.1/OUT0	OUT0: PWM OUT 0	
6	P1.2/SCL	14	P1.2/SCL	10	P1.2/SCL	12	P1.2/SCL				I2C Clock
7	P1.3/SDA	15	P1.3/SDA	11	P1.3/SDA	13	P1.3/SDA				I2C Data
8	P1.4/UND0	16	P1.4/UND0							UND0: Underflow Out	
9	P1.5/OVF0	17	P1.5/OVF0							OVF0: Overflow Out	
10	P1.6/OVF0/UND0/n OUT0 /CMPO_0	18	P1.6/OVF0/UND0/n OUT0 /CMPO_0	12	P1.6/OVF0/UND0/n OUT0/CMPO_0	14	P1.6/OVF0/UND0/n OUT0/CMPO_0	7	P1.6/OVF0/UND0/n OUT0/CMPO_0	nOUT0: Complement of OUT0, UND0, OVF0 as above	CMPO_0: Sense Comp Out, Internal Reset function <sup>[1]</sup>

#### Note

Document Number: 001-89638 Rev. \*D

<sup>1.</sup> Must not have load to ground during POR (should be an output).



#### **Table 1. Pin Descriptions** (continued)

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
11	VSS										
12	No Connect (NC)[2]										
13	P1.7/MATCH/EXT_ CLK	19	P1.7/MATCH/EXT_ CLK	13	P1.7/MATCH/EXT_ CLK	15	P1.7/MATCH/EXT_ CLK			MATCH: Match Out	External Clock
14	P2.0	20	P2.0			16	P2.0				
15	VSS										
16	P3.0/SDA/SWD_IO	21	P3.0/SDA/SWD_IO	14	P3.0/SDA/SWD_IO	1	P3.0/SDA/SWD_IO	8	P3.0/SDA/SWD_IO		I2C Data, SWD I/O
17	P3.1/SCL/SWD_CL K	22	P3.1/SCL/SWD_CL K	15	P3.1/SCL/SWD_CL K	2	P3.1/SCL/SWD_CL K	1	P3.1/SCL/SWD_CL K		I2C Clock, SWD Clock
18	P3.2	23	P3.2	16	P3.2					OUT0:PWM OUT 0	
19	XRES	24	XRES								XRES: External Reset

#### Descriptions of the Pin functions are as follows:

**VDD**: Power supply for both analog and digital sections.

VDDIO: Where available, this pin provides a separate voltage domain (see the Power section for details).

VSS: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5%).

Pins belonging to Ports 0, 1, and 2 can all be used as CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by the firmware.

Pins on Port 3 can be used as GPIO, in addition to their alternate functions listed above.

The following packages are provided: 28-pin SSOP, 24-pin QFN, 16-pin QFN, 16-pin SOIC, and 8-pin SOIC.

#### Note

2. This pin is not to be used; it must be left floating.



Figure 4. 28-Pin SSOP Pinout




Figure 5. 24-pin QFN Pinout




Figure 6. 16-Pin QFN Pinout






Figure 7. 16-Pin SOIC Pinout





Figure 8. 8-Pin SOIC Pinout





#### **Power**

The following power system diagrams (Figure 9 and Figure 10) show the set of power supply pins as implemented for the PSoC 4000. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input. There is a separate regulator for the Deep Sleep mode. The supply voltage range is either 1.8 V  $\pm 5\%$  (externally regulated) or 1.8 V to 5.5 V (unregulated externally; regulated internally) with all functions and circuits operating over that range.

The  $\rm V_{DDIO}$  pin, available in the 16-pin QFN package, provides a separate voltage domain for the following pins: P3.0, P3.1, and P3.2. P3.0 and P3.1 can be  $\rm I^2C$  pins and the chip can thus communicate with an  $\rm I^2C$  system, running at a different voltage (where  $\rm V_{DDIO} \le V_{DD}$ ). For example,  $\rm V_{DD}$  can be 3.3 V and  $\rm V_{DDIO}$  can be 1.8 V.

The PSoC 4000 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply.

#### **Unregulated External Supply**


In this mode, the PSoC 4000 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000 supplies the internal logic and the  $V_{CCD}$  output of the PSoC 4000 must be bypassed to ground via an external capacitor (0.1  $\mu F;\, X5R$  ceramic or better).

Bypass capacitors must be used from  $V_{DDD}$  to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme follows ( $V_{DDIO}$  is available on the 16-QFN package).

Figure 9. 16-pin QFN Bypass Scheme Example - Unregulated External Supply

Power supply connections when  $1.8 \le V_{DD} \le 5.5 V$ 




#### Regulated External Supply

In this mode, the PSoC 4000 is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the  $V_{DD}$  and  $V_{CCD}$  pins are shorted together and bypassed. The internal regulator is disabled in the firmware.

An example of a bypass scheme follows ( $V_{\rm DDIO}$  is available on the 16-QFN package).

Figure 10. 16-pin QFN Bypass Scheme Example - Regulated External Supply

Power supply connections when  $1.71 \le V_{DD} \le 1.89 \text{ V}$ 





#### **Development Support**

The PSoC 4000 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

#### **Documentation**

A suite of documentation supports the PSoC 4000 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

#### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### **Tools**

With industry standard cores, programming, and debugging interfaces, the PSoC 4000 family is part of a development tool ecosystem. Visit us at <a href="https://www.cypress.com/go/psoccreator">www.cypress.com/go/psoccreator</a> for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



## **Electrical Specifications**

#### **Absolute Maximum Ratings**

Table 2. Absolute Maximum Ratings<sup>[3]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	_	6	V	
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to $V_{SS}$	-0.5	_	1.95	V	
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	V <sub>DD</sub> +0.5	V	
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	_	25	mA	
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH} > V_{DDD}$ , and Min for $V_{IL} < V_{SS}$	-0.5	_	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	_	_	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	

#### **Device Level Specifications**

All specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### Table 3. DC Specifications

Typical values measured at  $V_{DD}$  = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions			
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	_	5.5	V	With regulator enabled			
SID255	V <sub>DD</sub>	Power supply input voltage (V <sub>CCD</sub> = V <sub>DD</sub> )	1.71	_	1.89	V	Internally unregulated supply			
SID54	$V_{DDIO}$	V <sub>DDIO</sub> domain supply	1.71	_	$V_{DD}$	V				
SID55	C <sub>EFC</sub>	External regulator voltage bypass	_	0.1	_	μF	X5R ceramic or better			
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	_	1	_	μF	X5R ceramic or better			
Active Mode,	V <sub>DD</sub> = 1.8 to 5.5	V	•	•		•				
SID9	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	2.0	2.85	mA				
SID12	I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	_	3.2	3.75	mA				
SID16	I <sub>DD11</sub>	Execute from flash; CPU at 16 MHz	_	4.0	4.5	mA				
Sleep Mode, \	/ <sub>DDD</sub> = 1.71 to 5	.5 V								
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT on. 6 MHz	_	1.1	_	mA				
SID25A	I <sub>DD20A</sub>	I <sup>2</sup> C wakeup, WDT on. 12 MHz	_	1.4	_	mA				
Deep Sleep M	Deep Sleep Mode, V <sub>DD</sub> = 1.8 to 3.6 V (Regulator on)									
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	8.2	μΑ				

#### Note

Document Number: 001-89638 Rev. \*D Page 13 of 32

<sup>3.</sup> Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



#### Table 3. DC Specifications (continued)

Typical values measured at  $V_{DD}$  = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions			
Deep Sleep Mode, V <sub>DD</sub> = 3.6 to 5.5 V (Regulator on)										
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	12	μA				
Deep Sleep M	Deep Sleep Mode, V <sub>DD</sub> = V <sub>CCD</sub> = 1.71 to 1.89 V (Regulator bypassed)									
SID37	I <sub>DD32</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	9.2	μA				
XRES Current										
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	-	2	5	mA				

#### Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	-	16	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 <sup>[4]</sup>	T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	_	μs	
SID50 <sup>[4]</sup>	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	-	35	_	μs	

GPIO

## Table 5. GPIO DC Specifications (referenced to $V_{DDIO}$ for 16-Pin QFN $V_{DDIO}$ pins)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V <sub>IH</sub> <sup>[5]</sup>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	-	-	V	CMOS Input
SID58	V <sub>IL</sub>	Input voltage low threshold	-	_	0.3 × V <sub>DDD</sub>	V	CMOS Input
SID241	V <sub>IH</sub> <sup>[5]</sup>	LVTTL input, V <sub>DDD</sub> < 2.7 V	0.7× V <sub>DDD</sub>	_	_	V	
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	-	_	0.3 × V <sub>DDD</sub>	V	
SID243	V <sub>IH</sub> <sup>[5]</sup>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	2.0	_	-	V	
SID244	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	_	_	0.8	V	
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.6	_	_	V	I <sub>OH</sub> = 4 mA at 3 V V <sub>DDD</sub>
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.5	-	_	V	I <sub>OH</sub> = 1 mA at 1.8 V V <sub>DDD</sub>
SID61	V <sub>OL</sub>	Output voltage low level	-	_	0.6	V	I <sub>OL</sub> = 4 mA at 1.8 V V <sub>DDD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	_	_	0.6	V	I <sub>OL</sub> = 10 mA at 3 V V <sub>DDD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	_	_	0.4	V	I <sub>OL</sub> = 3 mA at 3 V V <sub>DDD</sub>
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	

- Guaranteed by characterization.
   V<sub>IH</sub> must not exceed V<sub>DDD</sub> + 0.2 V.

Document Number: 001-89638 Rev. \*D Page 14 of 32



Table 5. GPIO DC Specifications (referenced to  $V_{DDIO}$  for 16-Pin QFN  $V_{DDIO}$  pins) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID65	I <sub>IL</sub>	Input leakage current (absolute value)	_	_	2	nA	25 °C, V <sub>DDD</sub> = 3.0 V
SID66	C <sub>IN</sub>	Input capacitance	_	3	7	pF	
SID67 <sup>[6]</sup>	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	15	40	-	mV	$V_{DDD} \ge 2.7 \text{ V}$
SID68 <sup>[6]</sup>	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DDD</sub>	-	_	mV	V <sub>DD</sub> < 4.5 V
SID68A <sup>[6]</sup>	V <sub>HYSCMOS5V5</sub>	Input hysteresis CMOS	200	_	-	mV	V <sub>DD</sub> > 4.5 V
SID69 <sup>[6]</sup>	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	_	_	100	μA	
SID69A <sup>[6]</sup>	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	-	-	85	mA	

#### Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	_	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	_	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	_	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	_	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ . Fast strong mode.	-	_	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 $V \le V_{DDD} \le 3.3 \text{ V}$ . Fast strong mode.	_	_	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ . Slow strong mode.	_	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO $F_{OUT}$ ; 1.71 $V \le V_{DDD} \le 3.3 V$ . Slow strong mode.	-	_	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V ≤ V <sub>DDD</sub> ≤ 5.5 V	_	_	16	MHz	90/10% V <sub>IO</sub>

Note
6. Guaranteed by characterization.



#### **XRES**

#### Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	_	_	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	_	_	0.3 × V <sub>DDD</sub>	V	CMOS Input
SID79	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C <sub>IN</sub>	Input capacitance	_	3	7	pF	
SID81 <sup>[7]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	_	05*V <sub>DD</sub>	-	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5V

#### Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 <sup>[7]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	5	-	_	μs	
BID#194 <sup>[7]</sup>	T <sub>RESETWAKE</sub>	Wake-up time from reset release	_	-	3	ms	

#### **Analog Peripherals**

#### Comparator

#### Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID330 <sup>[7]</sup>	I <sub>CMP1</sub>	Block current, High Bandwidth mode	-	_	110	μA	
SID331 <sup>[7]</sup>	I <sub>CMP2</sub>	Block current, Low Power mode	-	-	85	μΑ	
SID332 <sup>[7]</sup>	V <sub>OFFSET1</sub>	Offset voltage, High Bandwidth mode	-	10	30	mV	
SID333 <sup>[7]</sup>	V <sub>OFFSET2</sub>	Offset voltage, Low Power mode	_	10	30	mV	
SID334 <sup>[7]</sup>	Z <sub>CMP</sub>	DC input impedance of comparator	35	-	_	МΩ	
SID338 <sup>[7]</sup>	VINP_COMP	Comparator input range	0	_	3.6	V	Max input voltage is lower of 3.6 V or V <sub>DD</sub>
SID339	VREF_COMP	Comparator internal voltage reference	1.188	1.2	1.212	V	

Document Number: 001-89638 Rev. \*D

Note
7. Guaranteed by characterization.



Table 10. Comparator AC Specifications (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID336 <sup>[7]</sup>	T <sub>COMP1</sub>	Response Time High Bandwidth mode, 50-mV overdrive	-	1	90	ns	
SID337 <sup>[7]</sup>	T <sub>COMP2</sub>	Response Time Low Power mode, 50-mV overdrive	-	1	110	ns	

#### CSD

#### Table 11. CSD and IDAC Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
CSD and IDA	C Specifications						
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	-	±50	mV	VDD > 2V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	_	_	±25	mV	VDD > 1.75V (with ripple), 25 C T <sub>A</sub> , Parasitic Capacitance (C <sub>P</sub> ) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD#15	VREFHI	Reference Buffer Output	1.1	1.2	1.3	V	
SID.CSD#16	IDAC1IDD	IDAC1 (8-bits) block current	-	_	1125	μA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	_	1125	μA	
SID308	V <sub>CSD</sub>	Voltage range of operation	1.71	_	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	8.0	_	V <sub>DD</sub> -0.8	V	
SID309	IDAC1 <sub>DNL</sub>	DNL for 8-bit resolution	-1	_	1	LSB	
SID310	IDAC1 <sub>INL</sub>	INL for 8-bit resolution	-3	_	3	LSB	
SID311	IDAC2 <sub>DNL</sub>	DNL for 7-bit resolution	-1	-	1	LSB	
SID312	IDAC2 <sub>INL</sub>	INL for 7-bit resolution	-3	_	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	_	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity
SID314	IDAC1 <sub>CRT1</sub>	Output current of IDAC1 (8 bits) in high range	1	612	_	μΑ	
SID314A	IDAC1 <sub>CRT2</sub>	Output current of IDAC1(8 bits) in low range	1	306	_	μΑ	
SID315	IDAC2 <sub>CRT1</sub>	Output current of IDAC2 (7 bits) in high range	1	304.8	_	μΑ	
SID315A	IDAC2 <sub>CRT2</sub>	Output current of IDAC2 (7 bits) in low range	1	152.4	_	μΑ	
SID320	IDAC <sub>OFFSET</sub>	All zeroes input	-	_	±1	LSB	
SID321	IDAC <sub>GAIN</sub>	Full-scale error less offset	-	-	±10	%	
SID322	IDAC <sub>MISMATCH</sub>	Mismatch between IDACs	_	_	7	LSB	
SID323	IDAC <sub>SET8</sub>	Settling time to 0.5 LSB for 8-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID324	IDAC <sub>SET7</sub>	Settling time to 0.5 LSB for 7-bit IDAC	1	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	ı	2.2	_	nF	5-V rating, X7R or NP0 cap.

Document Number: 001-89638 Rev. \*D Page 17 of 32



#### **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

#### **Table 12. TCPWM Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	_	45	μΑ	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 8 MHz	_	_	145	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 16 MHz	_	-	160	μA	All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS. Maximum = 16 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events <sup>[8]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	-	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	-	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	-	_	ns	Minimum pulse width between Quadrature phase inputs.

 $I^2C$ 

# Table 13. Fixed I<sup>2</sup>C DC Specifications<sup>[9]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	-	25	μA	
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	_	135	μΑ	
SID.PWR#5	ISBI2C	I <sup>2</sup> C enabled in Deep Sleep mode	_	_	2.5	μA	

# Table 14. Fixed I<sup>2</sup>C AC Specifications<sup>[9]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	-	-	400	Kbps	

<sup>Note
8. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
9. Guaranteed by characterization.</sup> 



#### Memory

#### Table 15. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	$V_{PE}$	Erase and program voltage	1.71	1	5.5	V	

#### Table 16. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[10]</sup>	Row (block) write time (erase and program)	-	_	20	ms	Row (block) = 64 bytes
SID175	T <sub>ROWERASE</sub> <sup>[10]</sup>	Row erase time	_	_	13	ms	
SID176	TROWPROGRAM <sup>[1</sup>	Row program time after erase	1	1	7	ms	
SID178	T <sub>BULKERASE</sub> <sup>[10]</sup>	Bulk erase time (16 KB)	_	_	15	ms	
SID180 <sup>[11]</sup>	T <sub>DEVPROG</sub> <sup>[10]</sup>	Total device program time	_	_	7.5	seconds	
SID181 <sup>[11]</sup>	F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	
SID182 <sup>[11]</sup>	F <sub>RET</sub>	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	-	-	years	
SID182A <sup>[11</sup> ]		Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	

#### **System Resources**

Power-on Reset (POR)

#### Table 17. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	-	67	V/ms	At power-up
SID185 <sup>[11]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.5	V	
SID186 <sup>[11]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	-	1.4	V	

#### Table 18. Brown-out Detect (BOD) for V<sub>CCD</sub>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 <sup>[11]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	-	1.62	V	
SID192 <sup>[11]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	_	1.5	V	

Document Number: 001-89638 Rev. \*D Page 19 of 32

Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



#### SWD Interface

#### Table 19. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	1	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	1	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215 <sup>[12]</sup>	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_	ns	
	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ns	
SID217 <sup>[12]</sup>	T_SWDO_VALID		_	_	0.5*T	ns	
SID217A <sup>[12]</sup>	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	_	ns	

Internal Main Oscillator

#### Table 20. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	-	_	250	μΑ	
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	_	180	μA	

#### Table 21. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24 and 32 MHz (trimmed)	_	_	±2	%	$2 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ , and $-25 \text{ °C} \le \text{T}_A \le 85 \text{ °C}$
SID223A	F <sub>IMOTOLVCCD</sub>	Frequency variation at 24 and 32 MHz (trimmed)	_	_	±4	%	All other conditions
SID226	T <sub>STARTIMO</sub>	IMO startup time	_	_	7	μs	
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	_	145	_	ps	

Internal Low-Speed Oscillator

#### Table 22. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	ter Description		Тур	Max	Units	Details/Conditions
SID231 <sup>[12]</sup>	1201		_	0.3	1.05	μΑ	
SID233 <sup>[12]</sup>	I <sub>ILOLEAK</sub>	ILO leakage current	-	2	15	nA	

#### Table 23. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 <sup>[12]</sup>	T <sub>STARTILO1</sub>	ILO startup time	_	_	2	ms	
SID236 <sup>[12]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	

Document Number: 001-89638 Rev. \*D Page 20 of 32

**Note** 12. Guaranteed by characterization.



#### Table 24. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	ExtClkFreq	External clock input frequency	0	_	16	MHz	
SID306 <sup>[13]</sup>	ExtClkDuty	Duty cycle; measured at V <sub>DD/2</sub>	45	1	55	%	

#### Table 25. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 <sup>[13]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	-	4	Periods	

**Note** 13. Guaranteed by characterization.



## **Ordering Information**


The PSoC 4000 part numbers and features are listed in the following table. All package types are available in Tape and Reel.

						Featur	е					F	ackag	9	
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CapSense	7-bit IDAC	8-bit IDAC	Comparators	TCPWM Blocks	12C	8-Pin SOIC	16-Pin SOIC	16-Pin QFN	24-Pin QFN	28-Pin SSOP
_	CY8C4013SXI-400	16	8	2	_	-	_	-	1	1	~	-	-	ı	_
74013	CY8C4013SXI-410	16	8	2	-	1	1	1	1	1	~	_	-	ı	_
CY8C4013	CY8C4013SXI-411	16	8	2	_	1	1	1	1	1	-	~	-	ı	_
	CY8C4013LQI-411	16	8	2	_	1	1	1	1	1	-	-	~	ı	_
	CY8C4014SXI-420	16	16	2	~	1	1	1	1	1	~	_	_	-	_
	CY8C4014SXI-411	16	16	2	_	1	1	1	1	1	_	~	_	ı	_
	CY8C4014SXI-421	16	16	2	~	1	1	1	1	1	_	~	_	-	_
CY8C4014	CY8C4014LQI-421	16	16	2	~	1	1	1	1	1	_	_	~	-	_
CY80	CY8C4014LQI-412	16	16	2	-	1	1	1	1	1	-	-	-	>	_
	CY8C4014LQI-422	16	16	2	~	1	1	1	1	1	-	_	-	>	_
	CY8C4014PVI-412	16	16	2	_	1	1	1	1	1	-	-	-	-	~
	CY8C4014PVI-422	16	16	2	~	1	1	1	1	1	_	_	_	-	~
Other	CY8C4014LQI-SLT1	16	16	2	~	1	1	1	1	1	-	_	~	ı	_
Other	CY8C4014LQI-SLT2	16	16	2	~	1	1	1	1	1	_	_	_	~	_

#### **Part Numbering Conventions**

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.





The Field Values are listed in the following table:

Field	Description	Values	Meaning
CY8C	Cypress prefix		
4	Architecture	4	PSoC 4
Α	Family	0	4000 Family
В	CPU speed	1	16 MHz
		4	48 MHz
С	Flash capacity	3	8 KB
		4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package code	SX	SOIC
		LQ	QFN
		PV	SSOP
F	Temperature range	I	Industrial
XYZ	Attributes code	000-999	Code of feature set in specific family



# **Packaging**

#### Table 26. Package List

Spec ID#	Package	Description
BID#47A	28-Pin SSOP	28-pin 5 X 10 X 1.65mm SSOP with 0.65mm pitch
BID#26	24-Pin QFN	24-pin 4 x 4 x 0.6 mm QFN with 0.5-mm pitch
BID#33	16-Pin QFN	16-pin 3 x 3 x 0.6 mm QFN with 0.5-mm pitch
BID#40	16-Pin SOIC	16-pin (150 Mil) SOIC
BID#47	8-Pin SOIC	8-pin (150 Mil) SOIC

#### Table 27. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature		-40	25.00	85	°C
T <sub>J</sub>	Operating junction temperature		-40	-	100	°C
$T_JA$	Package $\theta_{JA}$ (28-pin SSOP)		-	66.58	-	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (24-pin QFN)		-	38.01	-	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (16-pin QFN)		-	49.6	-	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (16-pin SOIC)		-	142.14	-	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (8-pin SOIC)		_	197.8	_	°C/Watt

#### Table 28. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

#### Table 29. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All	MSL 3

Document Number: 001-89638 Rev. \*D Page 24 of 32



#### **Package Outline Drawings**

Figure 11. 28-Pin SSOP Package Outline





Figure 12. 24-pin QFN EPAD (Sawn) Package Outline



#### NOTES:

- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT:  $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*E


#### Note

14. Dimensions of the QFN package drawings are in millimeters.



The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

Figure 13. 16-pin QFN Package EPAD (Sawn)




#### NOTES

- 1. HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web

001-87187 \*A




Figure 14. 16-pin (150-mil) SOIC Package Outline



NOTE:

- 1. DIMENSIONS IN INCHESIMM) MANK.
- 2. REFERENCE JEDEC MS-012
- 3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308

	PART #
\$16.15	STANDARD PKG.
SZ16.15	LEAD FREE PKG.




51-85068 \*E

Figure 15. 8-pin (150-mil) SOIC Package Outline

- 1. DIMENSIONS IN INCHES[MM] MIN. MAX.
- PIN 1 ID IS OPTIONAL,
   ROUND ON SINGLE LEADFRAME
   RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

	<b>A</b>	4. 17.	OIVIOL VIL	-10111 0.07gm3
$oldsymbol{\perp}$	<u> </u>			PART#
	$\neg$   $\dagger$		S08.15	STANDARD PKG
			SZ08.15	LEAD FREE PKG
	0.150[3.810]		SW8.15	LEAD FREE PKG
	0.157[3.987]			
	0.230[5.842 0.244[6.197			
	<u> </u>			



#### Note

15. Dimensions of the QFN package drawings are in inches [millimeters].



# **Acronyms**

Table 30. Acronyms Used in this Document

Acronym	Description	
abus	analog local bus	
ADC	analog-to-digital converter	
AG	analog global	
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus	
ALU	arithmetic logic unit	
AMUXBUS	analog multiplexer bus	
API	application programming interface	
APSR	application program status register	
ARM <sup>®</sup>	advanced RISC machine, a CPU architecture	
ATM	automatic thump mode	
BW	bandwidth	
CAN	Controller Area Network, a communications protocol	
CMRR	common-mode rejection ratio	
CPU	central processing unit	
CRC	cyclic redundancy check, an error-checking protocol	
DAC	digital-to-analog converter, see also IDAC, VDAC	
DFB	digital filter block	
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.	
DMIPS	Dhrystone million instructions per second	
DMA	direct memory access, see also TD	
DNL	differential nonlinearity, see also INL	
DNU	do not use	
DR	port write data registers	
DSI	digital system interconnect	
DWT	data watchpoint and trace	
ECC	error correcting code	
ECO	external crystal oscillator	
EEPROM	electrically erasable programmable read-only memory	
EMI	electromagnetic interference	
EMIF	external memory interface	
EOC	end of conversion	
EOF	end of frame	
EPSR	execution program status register	
ESD	electrostatic discharge	

Table 30. Acronyms Used in this Document (continued)

Acronym	Description		
ETM	embedded trace macrocell		
FIR	finite impulse response, see also IIR		
FPB	flash patch and breakpoint		
FS	full-speed		
GPIO	general-purpose input/output, applies to a PSoC pin		
HVI	high-voltage interrupt, see also LVI, LVD		
IC	integrated circuit		
IDAC	current DAC, see also DAC, VDAC		
IDE	integrated development environment		
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol		
IIR	infinite impulse response, see also FIR		
ILO	internal low-speed oscillator, see also IMO		
IMO	internal main oscillator, see also ILO		
INL	integral nonlinearity, see also DNL		
I/O	input/output, see also GPIO, DIO, SIO, USBIO		
IPOR	initial power-on reset		
IPSR	interrupt program status register		
IRQ	interrupt request		
ITM	instrumentation trace macrocell		
LCD	liquid crystal display		
LIN	Local Interconnect Network, a communications protocol.		
LR	link register		
LUT	lookup table		
LVD	low-voltage detect, see also LVI		
LVI	low-voltage interrupt, see also HVI		
LVTTL	low-voltage transistor-transistor logic		
MAC	multiply-accumulate		
MCU	microcontroller unit		
MISO	master-in slave-out		
NC	no connect		
NMI	nonmaskable interrupt		
NRZ	non-return-to-zero		
NVIC	nested vectored interrupt controller		
NVL	nonvolatile latch, see also WOL		
opamp	operational amplifier		
PAL	programmable array logic, see also PLD		

Document Number: 001-89638 Rev. \*D Page 28 of 32



Table 30. Acronyms Used in this Document (continued)

Acronym	Description			
PC	program counter			
PCB	printed circuit board			
PGA	programmable gain amplifier			
PHUB	peripheral hub			
PHY	physical layer			
PICU	port interrupt control unit			
PLA	programmable logic array			
PLD	programmable logic device, see also PAL			
PLL	phase-locked loop			
PMDD	package material declaration data sheet			
POR	power-on reset			
PRES	precise power-on reset			
PRS	pseudo random sequence			
PS	port read data register			
PSoC <sup>®</sup>	Programmable System-on-Chip™			
PSRR	power supply rejection ratio			
PWM	pulse-width modulator			
RAM	random-access memory			
RISC	reduced-instruction-set computing			
RMS	root-mean-square			
RTC	real-time clock			
RTL	register transfer language			
RTR	remote transmission request			
RX	receive			
SAR	successive approximation register			
SC/CT	switched capacitor/continuous time			
SCL	I <sup>2</sup> C serial clock			
SDA	I <sup>2</sup> C serial data			
S/H	sample and hold			
SINAD	signal to noise and distortion ratio			
SIO	special input/output, GPIO with advanced features. See GPIO.			
SOC	start of conversion			
SOF	start of frame			
SPI	Serial Peripheral Interface, a communications protocol			
SR	slew rate			
SRAM	static random access memory			
SRES	software reset			
SWD	serial wire debug, a test protocol			

Table 30. Acronyms Used in this Document (continued)

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Number: 001-89638 Rev. \*D Page 29 of 32



## **Document Conventions**

#### **Units of Measure**

Table 31. Units of Measure

Symbol         Unit of Measure           °C         degrees Celsius           dB         decibel           fF         femto farad           Hz         hertz           KB         1024 bytes           kbps         kilobits per second           Khr         kilohour           kHz         kilo ohm           ksps         kilosamples per second           LSB         least significant bit           Mbps         megabits per second           MHz         mega-ohm           Msps         megasamples per second           μA         microampere           μF         microfarad           μH         microecond           μV         microwatt           mA         milliampere           ms         millisecond           mV         millivolt           nA         nanoampere           ns         nanosecond           nV         nanovolt           Ω         ohm           pF         picofarad           ppm         parts per million           ps         second           sps         samples per second           sqrtHz <th></th> <th colspan="5">Table 31. Units of Measure</th>		Table 31. Units of Measure				
dB decibel  fF femto farad  Hz hertz  KB 1024 bytes  kbps kilobits per second  Khr kilohour  kHz kilohertz  kΩ kilo ohm  ksps kilosamples per second  LSB least significant bit  Mbps megabits per second  MHz megahertz  MΩ mega-ohm  Msps megasamples per second  μA microampere  μF microfarad  μH microhenry  μs microsecond  μV microvolt  μW microwatt  mA milliampere  ms millisecond  mV millivolt  nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps second  s second  sqrtHz square root of hertz	Symbol	Unit of Measure				
fF femto farad Hz hertz KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps second sqrtHz square root of hertz	°C	degrees Celsius				
Hz hertz KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps second sgrtHz square root of hertz	dB	decibel				
KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sqrtHz square root of hertz	fF	femto farad				
kbps       kilobits per second         Khr       kilohour         kHz       kilohertz         kΩ       kilo ohm         ksps       kilosamples per second         LSB       least significant bit         Mbps       megabits per second         MHz       megahertz         MΩ       mega-ohm         Msps       megasamples per second         μA       microampere         μF       microfarad         μH       microsecond         μV       microvolt         μW       microwatt         mA       milliampere         ms       millisecond         mV       millivolt         nA       nanoampere         ns       nanosecond         nV       nanovolt         Ω       ohm         pF       picofarad         ppm       parts per million         ps       picosecond         s       second         sps       samples per second         sqrtHz       square root of hertz	Hz	hertz				
Khr kilohour kHz kilohour kilohortz k $\Omega$ kilohortz k $\Omega$ kilohortz k $\Omega$ kilohord ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz M $\Omega$ mega-ohm Msps megasamples per second $\mu$ A microampere $\mu$ F microfarad $\mu$ H microhenry $\mu$ S microsecond $\mu$ V microvolt $\mu$ V microvolt $\mu$ V microwatt mA milliampere ms millisecond mV millivolt nA nanoampere $\Omega$ nanovolt $\Omega$ ohm $\Omega$ pF picofarad $\Omega$ ppm parts per million ps samples per second $\Omega$ samples per second $\Omega$ samples per second $\Omega$	KB	1024 bytes				
kHz       kilohertz         kΩ       kilo ohm         ksps       kilosamples per second         LSB       least significant bit         Mbps       megabits per second         MHz       mega-ohm         Msps       megasamples per second         μA       microampere         μF       microfarad         μH       microsecond         μV       microvolt         μW       microwatt         mA       milliampere         ms       millisecond         mV       millivolt         nA       nanoampere         ns       nanosecond         nV       nanovolt         Ω       ohm         pF       picofarad         ppm       parts per million         ps       picosecond         s       second         sps       samples per second         sqrtHz       square root of hertz	kbps	kilobits per second				
kΩ       kilo ohm         ksps       kilosamples per second         LSB       least significant bit         Mbps       megabits per second         MHz       megahertz         MΩ       mega-ohm         Msps       megasamples per second         μA       microampere         μF       microfarad         μH       microsecond         μV       microvolt         μW       microwatt         mA       milliampere         ms       millisecond         mV       millivolt         nA       nanoampere         ns       nanosecond         nV       nanovolt         Ω       ohm         pF       picofarad         ppm       parts per million         ps       picosecond         s       second         sps       samples per second         sqrtHz       square root of hertz	Khr	kilohour				
ksps       kilosamples per second         LSB       least significant bit         Mbps       megabits per second         MHz       megahertz         MΩ       mega-ohm         Msps       megasamples per second         μA       microampere         μF       microfarad         μH       microhenry         μs       microsecond         μV       microwatt         mA       milliampere         ms       millisecond         mV       millivolt         nA       nanoampere         ns       nanosecond         nV       nanovolt         Ω       ohm         pF       picofarad         ppm       parts per million         ps       picosecond         s       second         sps       samples per second         sqrtHz       square root of hertz	kHz	kilohertz				
LSB least significant bit  Mbps megabits per second  MHz megahertz  MΩ mega-ohm  Msps megasamples per second  μA microampere  μF microfarad  μH microhenry  μs microsecond  μV microvolt  μW microwatt  mA milliampere  ms millisecond  mV millivolt  nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps second  sps samples per second  sqrtHz square root of hertz	kΩ	kilo ohm				
Mbps         megabits per second           MHz         megahertz           MΩ         mega-ohm           Msps         megasamples per second           μA         microampere           μF         microfarad           μH         microhenry           μs         microsecond           μV         microvolt           μW         microwatt           mA         milliampere           ms         millisecond           mV         millivolt           nA         nanoampere           ns         nanosecond           nV         nanovolt           Ω         ohm           pF         picofarad           ppm         parts per million           ps         picosecond           s         second           sps         samples per second           sqrtHz         square root of hertz	ksps	kilosamples per second				
MHzmegahertzMΩmega-ohmMspsmegasamples per second $\mu$ Amicroampere $\mu$ Fmicrofarad $\mu$ Hmicrohenry $\mu$ smicrosecond $\mu$ Vmicrovolt $\mu$ WmicrowattmAmilliamperemsmillisecond $m$ VmillivoltnAnanoamperensnanosecond $n$ Vnanovolt $\Omega$ ohmpFpicofaradppmparts per millionpspicosecondssecondspssamples per secondsqrtHzsquare root of hertz	LSB	least significant bit				
MΩ mega-ohm  Msps megasamples per second  μA microampere  μF microfarad  μH microhenry  μs microsecond  μV microvolt  μW microwatt  mA milliampere  ms millisecond  mV millivolt  nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps samples per second  sqrtHz square root of hertz	Mbps	megabits per second				
Msps megasamples per second  μA microampere  μF microfarad  μH microhenry  μs microsecond  μV microvolt  μW microwatt  mA milliampere  ms millisecond  mV millivolt  nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps scond  sps samples per second  sqrtHz square root of hertz	MHz	megahertz				
μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps scond sps samples per second sqrtHz square root of hertz	ΜΩ	mega-ohm				
μF       microfarad         μH       microhenry         μS       microsecond         μV       microvolt         μW       microwatt         mA       milliampere         ms       millisecond         mV       millivolt         nA       nanoampere         ns       nanosecond         nV       nanovolt         Ω       ohm         pF       picofarad         ppm       parts per million         ps       picosecond         s       second         sps       samples per second         sqrtHz       square root of hertz	Msps	megasamples per second				
μΗ       microhenry         μS       microsecond         μV       microvalt         μW       microwatt         mA       milliampere         ms       millisecond         mV       millivolt         nA       nanoampere         ns       nanosecond         nV       nanovolt         Q       ohm         pF       picofarad         ppm       parts per million         ps       picosecond         s       second         sps       samples per second         sqrtHz       square root of hertz	μΑ	microampere				
μs microsecond  μV microvolt  μW microwatt  mA milliampere  ms millisecond  mV millivolt  nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps picosecond  s second  sps samples per second  sqrtHz square root of hertz	μF	microfarad				
microvolt  μW microwatt  mA milliampere  ms millisecond  mV millivolt  nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps picosecond  s second  sps samples per second  sqrtHz square root of hertz	μH	microhenry				
μW       microwatt         mA       milliampere         ms       millisecond         mV       millivolt         nA       nanoampere         ns       nanosecond         nV       nanovolt         Ω       ohm         pF       picofarad         ppm       parts per million         ps       picosecond         s       second         sps       samples per second         sqrtHz       square root of hertz	μs	microsecond				
mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	μV	microvolt				
ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	μW	microwatt				
mV millivolt  nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps picosecond  s second  sps samples per second  sqrtHz square root of hertz	mA	milliampere				
nA nanoampere  ns nanosecond  nV nanovolt  Ω ohm  pF picofarad  ppm parts per million  ps picosecond  s second  sps samples per second  sqrtHz square root of hertz	ms	millisecond				
ns nanosecond nV nanovolt  Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	mV	millivolt				
$\begin{array}{ccc} \text{nV} & \text{nanovolt} \\ \Omega & \text{ohm} \\ \text{pF} & \text{picofarad} \\ \text{ppm} & \text{parts per million} \\ \text{ps} & \text{picosecond} \\ \text{s} & \text{second} \\ \text{sps} & \text{samples per second} \\ \text{sqrtHz} & \text{square root of hertz} \\ \end{array}$	nA	nanoampere				
Ω     ohm       pF     picofarad       ppm     parts per million       ps     picosecond       s     second       sps     samples per second       sqrtHz     square root of hertz	ns	nanosecond				
pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	nV	nanovolt				
ppm parts per million  ps picosecond  s second  sps samples per second  sqrtHz square root of hertz	Ω	ohm				
ps picosecond s second sps samples per second sqrtHz square root of hertz	pF	picofarad				
s second sps samples per second sqrtHz square root of hertz	ppm	parts per million				
sps samples per second sqrtHz square root of hertz	ps	picosecond				
sqrtHz square root of hertz	s	second				
	sps	samples per second				
V volt	sqrtHz	square root of hertz				
	V	volt				

Document Number: 001-89638 Rev. \*D Page 30 of 32



# **Revision History**

Description Title: PSoC <sup>®</sup> 4: PSoC 4000 Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-89638				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*B	4348760	WKA	05/16/2014	New PSoC 4000 datasheet.
*C	4514139	WKA	10/27/2014	Added 28-pin SSOP pin and package details. Updated V <sub>REF</sub> spec values. Updated conditions for SID174. Updated SID.CSD#15 values and description. Added spec SID339.
*D	4617283	WKA	01/09/2015	Corrected Development Kits information and PSoC Creator Example Project figure. Corrected typo in the ordering information table. Updated 28-pin SSOP package diagram.

Document Number: 001-89638 Rev. \*D Page 31 of 32

#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























## Website:

Welcome to visit www.ameya360.com

## Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

## > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com