



[Sample &](http://www.ti.com/product/LM98620?dcmp=dsproject&hqs=sandbuy&#samplebuy)  $\frac{1}{2}$  Buy





**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)** SNAS426C –FEBRUARY 2008–REVISED MAY 2014

# **LM98620 10-Bit 70 MSPS 6 Channel Imaging Signal Processor with LVDS Output**

- 
- **CDS or S/H Processing Scanners**
- 
- <span id="page-0-2"></span>• Enhanced ESD Protection on Timing, Control and LVDS Pins **3 Description**
- 
- 
- 
- 
- 
- 
- 
- 
- <span id="page-0-0"></span>
	- -
		-
	- -
		-
	-
	-
	-
	-
	- ADC Resolution: 10 bits
	- ADC Sampling Rate: 10 to 70 MSPS
	- $-$  SNR: 68.5 dB (Gain = 1x)
	- Offset DAC Range:
		- $\pm$ 111 mV or  $\pm$ 59.5 mV FDAC
		- $\pm 281$  mV CDAC
	- Offset DAC Resolution:
		- $\pm$ 10 bits FDAC
		- $\pm$ 4 bits CDAC
	- Supply Voltage: 3.0 V to 3.6 V
	- Power Dissipation: 1.02 W (typical)

## <span id="page-0-1"></span>**1 Features 2 Applications**

- 1.3 V Single Supply Operation **•** High Performance Digital Color Copiers
	-
- 35 MHz Channel Rate Other Image Processing Applications

• Low Power CMOS Design The LM98620 is a fully integrated, 10-Bit, 70 MSPS signal processing solution for high performance digital 12 Terminal to 16 Terminal (Selectable) LVDS<br>
color copiers, scanners, and other image processing<br>
Serialized Data Output applications. High-speed signal throughput is 4-Wire Serial Interface achieved with an innovative six channel architecture 2 Channel Symmetrical Architecture **1988** villizing Correlated Double Sampling (CDS), or Sample and Hold (SH) type sampling. Gain settings of 1x or 2x are available in the CDS/SH input stage. Frame Particular Correction of Fach of 1x or 2x are available in the CDS/SH input stage.<br>
Channel of 1x or 2x are available in the CDS/SH input stage.<br>
Digital Black Level Calibration for Each Channel that allows accurate that allows accurate gain adjustment. The Digital • Digital White Level Calibration for Each Channel White Level auto calibration loop can automatically set the PGA value to achieve a selected white target Programmable Input Clamp<br>
For the FSA value to achieve a selected write target<br>
level. Each channel also has a ±4 bit coarse and ±10-<br>
Mey Specifications bit fine analog offset correction DAC that allows offset – Maximum Input Level: correction before the sample-and-hold amplifier. These correction values can be controlled by an – 1.2 Vp-p (CDS Gain <sup>=</sup> 1.0) automated Digital Black Level correction loop. The PGA and offset DACs for each channel are – Input Sample Rate:<br>12-15 ho 35 MSPS - 6ch mode sample and offset for each of the six channels. A 2-to-1 gain and offset for each of the six channels. A 2-to-1<br>multiplexing scheme routes the signals to three 70<br>multiplexing scheme routes the signals to three 70<br>MHz bigh performance ADCs. The fully differential – 10 to 35 MSPS - 3ch mode MHz high performance ADCs. The fully differential processing channels achieve exceptional noise - CDS/SH Gain Settings: 1x or 2.1x immunity, having a very low noise floor of -68.5dB. The 10-bit analog-to-digital converters have excellent – Total Channel Gain: 1x to 21x (0 to 26 dB)<br>
dynamic performance, making the LM98620<br>
dynamic performance, making the LM98620<br>
transparent in the image reproduction chain. transparent in the image reproduction chain.

#### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at

### **Simplified Schematic**



# **Table of Contents**





## <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





## <span id="page-2-0"></span>**5 Pin Configuration and Functions**



**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)**

SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**

**NSTRUMENTS** 

Texas



(1) **KEY**: **A** – Analog, **D** – Digital, **P** – Power, **I** – Input, **O** – Output, **PD** – Pull-down resistor to VSSD. **PU** – Pull-up resistor to VDDD.

(2) Voltages provided for debugging only. Not a guaranteed specification.

## **Pin Functions (continued)**



(3) Voltages provided for debugging only. Not a guaranteed specification.

## <span id="page-4-0"></span>**6 Specifications**

## <span id="page-4-1"></span>**6.1 Absolute Maximum Ratings(1)**

Over operating free-air temperature range (unless otherwise noted)



(1) Absolute maximum ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits.

(2) When the input voltage  $(V_{\text{IN}})$  at any pin exceeds the power supplies  $(V_{\text{IN}} < (GND - 0.3 V)$  or V<sub>IN</sub> >  $(V_{\text{DDA}} + 0.3 V)$ ), the DC current at that pin should be limited to ±25 mA. The 50 mA DC maximum package input current means that a maximum of two pins can simultaneously have input currents that equal 25 mA.

## <span id="page-5-0"></span>**6.2 Handling Ratings**



(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

(2) Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin. Charged device model (CDM) simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

(a) Higher 7500V human body model rating and 750V machine model rating for the following pins: SHP, SHD, CLPIN, BLKCLP, AGC\_ONB, OVPB, MCLK, RESETB, SENB, SCLK, SDI, SDO, TXCLK1, TXCLK2, TXOUTA1, TXOUTB1, TXOUTC1, TXOUTA2, TXOUTB2, TXOUTC2.

(3) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(4) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## <span id="page-5-1"></span>**6.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)



<span id="page-5-2"></span>(1) Static voltage levels on VDDD must be at the same voltage or slightly higher than VDDLVDS or VDDA. Therefore, driving all three power supplies from a common linear voltage regulator is recommended. Please see [Figure](#page-5-2) 1.



**Figure 1. Recommended Setup**



## <span id="page-6-0"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

## <span id="page-6-1"></span>**6.5 Electrical Characteristics**

Over operating free-air temperature range (unless otherwise noted).

The following specifications apply for VDDA = VDDD = VDDLVDS = 3.3 V;  $F_{MCLK}$  =  $F_{ADCCK}$ = 70 Ms/s; 6 Channel Mode unless otherwise noted.



(1) SNR = 20log(1024/Output Noise(lsb rms)) with input = DC.

(2) This parameter specified by simulation and/or bench evaluation and not production tested.

(3) For conversion ratio min/max, variation and error, Conversion ratio is: (Digital Max – Digital Min)/(Vin Max – Vin Min). Measured at gain setting of 1x

SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**

## **Electrical Characteristics (continued)**

Over operating free-air temperature range (unless otherwise noted).

The following specifications apply for VDDA = VDDD = VDDLVDS = 3.3 V;  $F_{MCLK}$  =  $F_{ADCCLK}$ = 70 Ms/s; 6 Channel Mode unless otherwise noted.



(4) PGA gain range is: [(ADC\_OUT(PGA @ 1111111111)) / (ADC\_OUT(PGA @ 0000000000))]



## **Electrical Characteristics (continued)**

Over operating free-air temperature range (unless otherwise noted).

The following specifications apply for VDDA = VDDD = VDDLVDS = 3.3 V;  $F_{MCLK}$  =  $F_{ADCCK}$ = 70 Ms/s; 6 Channel Mode unless otherwise noted.



## <span id="page-8-0"></span>**6.6 Timing Requirements, AFE/ADC Timing**



(1) This parameter specified by simulation and/or bench evaluation and not production tested.





(2) Measured with AFEPHASE = 11. For other AFEPHASE settings,these sample input timings will shift earlier with respect to MCLK as follows. (tHMC will increase by these amounts, t<sub>MCH</sub> will decrease by these amounts):<br>(a) AFEPHASE = 10 – Earlier by ¼ pixel period

(b) AFEPHASE =  $01$  – Earlier by  $\frac{1}{2}$  pixel period

(c) AFEPHASE = 00 – Earlier by ¾ pixel period

(3) This parameter specified by simulation and/or bench evaluation and not production tested.

## <span id="page-9-0"></span>**6.7 Timing Requirements, Serial Interface Timing**



П

## <span id="page-10-0"></span>**6.8 Timing Requirements, LVDS Output Timing**



(1) This parameter specified by simulation and/or bench evaluation and not production tested.<br>(2) TPPos0 to TPPos6 values are given for 70 MHz TXCLK frequency. These values are ensu

(2) TPPos0 to TPPos6 values are given for 70 MHz TXCLK frequency. These values are ensured by characterization and are not production tested.

(3) TPPos0 to TPPos6 values are given for 10 MHz TXCLK frequency. These values are ensured by characterization and are not production tested.











Note: CLPIN, BLKCLP and GPIx are all sampled or latched on the rising edge of MCLK

**Figure 4. Input Setup and Hold Timing**









**Figure 6. Output Latency and Timing – 6 Channel Mode – ADC Rate MCLK**



SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**



Above timing relationships between SAMPLE, HOLD and MCLK are for AFEPHASE = 11.<br>For other AFEPHASE settings, the sampling timing can move earlier by ¼, ½ or ¾ pixel period with respect to MCLK, but the latency as shown above will remain constant.









## <span id="page-14-0"></span>**6.9 LVDS TIming**



**Figure 9. LVDS Transition Times**



TCCS measured between earliest and latest LVDS edges and TxCLK Differential Low to High Edge



SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**



## **LVDS TIming (continued)**



Note: LV DS Output Ref erenced to 0V or V SSLV DS

**Figure 12. LVDS DC Parameters**



#### <span id="page-16-0"></span>**6.10 User Input Based Timing**

## **NOTE**

Note: 4 (6 Channel Mode) or 2 (3 Channel Mode) AFEPHASE settings are available to provide flexibility of sample timing.

For ease of use,  $AFEPHASE = 11$  is the default setting in 6 channel mode, and  $AFEPHASE = X1$  is the default setting for 3 channel mode, as shown in select diagrams.

Specified values for these timings are measured at  $AFEPHASE = 11$ . For other  $AFEPHASE$  settings, these sample input timings will shift earlier with respect to MCLK as follows:

- AFEPHASE =  $10 -$  Earlier by  $\frac{1}{4}$  pixel period
- AFEPHASE =  $01$  Earlier by  $\frac{1}{2}$  pixel period
- AFEPHASE =  $00 -$  Earlier by  $\frac{3}{4}$  pixel period







**Figure 14. SH2 Timing Mode – ADC Rate Clock Input**



## **User Input Based Timing (continued)**







**Figure 16. SH1b/CDSb Timing Mode – ADC Rate Clock Input**





## <span id="page-18-1"></span>**7 Detailed Description**

## <span id="page-18-2"></span>**7.1 Overview**

The PGA and offset DACs for each channel are programmed independently allowing unique values of gain and offset for each of the six channels. A 2-to-1 multiplexing scheme routes the signals to three 70 MHz high performance ADCs. The fully differential processing channels achieve exceptional noise immunity, having a very low noise floor of –68.5dB. The 10-bit analog-to-digital converters have excellent dynamic performance, making the LM98620 transparent in the image reproduction chain.

## <span id="page-18-0"></span>**7.2 Functional Block Diagram**



**Figure 18. Channel Block Diagram**

**NSTRUMENTS** 

Texas

## **Functional Block Diagram (continued)**







## <span id="page-20-0"></span>**7.3 Feature Description**

### **7.3.1 Input Clamping and Biasing Circuitry**

Many sensor input signals will be at a different common mode voltage than that of the LM98620 input circuitry. In these applications, AC coupling is used to block the DC voltage difference between the source and the AFE inputs. Input clamp circuits are used to set the AFE input at the proper common mode voltage.

Initial coarse clamping should be done using the PIB (Passive Input Bias) and/or AIB (Active Input Bias) circuitry. Setting the PIB enable bit connects 1 kΩ pull-up and pull-down resistors to the inputs to rapidly charge them to  $V_{DDA}/2$ . Setting the AIB bit connects the VCLPEXT reference voltage to the inputs via low impedance switches. Either method will bring the input voltage very close to the desired level of  $V_{DDA}/2$ .

The AIB and PIB must be disabled during normal operations.

During image capture, black level clamping is done by connecting the input pins to an internal reference voltage through a low impedance switch. The clamp is turned on periodically to correct any droop in the DC input voltage and minimize conversion errors.

The clamp switch will be turned on during the "Black" portion of the input signal when the input is at a known voltage level. The clamp will connect the inputs to a reference level of approximately 1.65 V. Optionally, a customer supplied reference voltage can be applied at the VCLPEXT pin. If an external reference is used, it must be capable of driving the 6 OS coupling capacitors through 6 internal resistors of 20 Ω. The alternative is to use a weaker buffer, with a large external capacitance (> the sum of the OS coupling capacitors). Clamp timing is controlled by the CLPIN input signal in combination with the register bit ANDen and the internal SAMPLE timing signal.

CLPIN can directly control the internal Clamp, or the combination of CLPIN and SAMPLE can be used. Clamping only during SAMPLE ensures that the input is clamped to the "Black" level rather than the average of "Black", "Reset" and reset noise feed through signals.







**Figure 20. Input Protection and Clamping and Biasing Circuitry**



### **Feature Description (continued)**



- A. During initial system power up, the OVP clamp circuit will be enabled. This provides a path for current to flow as the sensor is powered up, and the large common mode voltage output of the sensor reaches a steady state value. Once the sensor voltages have stabilized, the OVP circuit can be disabled. At this point the OS inputs will still be approximately 0.7 V above ground. Settling to 99% of final voltage will take approximately 18 ms for a 4.7 uF
	- B. Then, the PIB and/or AIB circuits should be enabled to bring the OS inputs up to approximately VDDA/2 volts. After the OS voltages have charged to this level, the PIB and AIB biasing should be turned off. Settling to within 1mV of VDDA/2 will take approximately 18 ms for a 4.7 uF capacitance, assuming a 500 Ω charging resistance.
	- C. During image acquisition, accurate DC clamping is provided by the CLPIN switch. This switch is enabled when the CLPIN input is asserted. In most applications, the Clamp Control bit (Register 0x03, b3) should be set to gate the CLPIN signal with the internal sampling pulse. This will ensure that clamping is only done during the image portion of the optical black pixels. Settling to 1mV for a 10mV ΔV between the pedestal and black will take: (1/(%dwell) x 1/(% samp time) x Rsw x Cin x 5).

Settling Time =  $(1/(32/7600 \text{ pixels})) \times 1/(50\%) \times 40 \Omega \times 4.7 \text{ uF} \times 5 = 447 \text{ ms}.$ 

capacitance, assuming a 750  $\Omega$  diode/switch impedance.

Smaller input capacitors will result in proportionally smaller settling times for all clamping modes.

### **Figure 21. Input Protection Clamping and Biasing – Operation Example**



## **Feature Description (continued)**

## **7.3.2 Input Signal Polarity Select**

The LM98620 can accept input signals with negative polarity (default) as output by CCD type sensors, and (when operated in the Sample and Hold modes) can also be configured to accept signals with positive polarity as output by some CIS type sensors.

The input signal polarity selection is found at Page 0, Register 0x03, Bit 7 of the configuration registers. Changing this bit from 0 (default) to 1 selects the positive polarity mode.

\*Negative Polarity mode works in both CDS and Sample and Hold modes.

\*Positive Polarity mode is only functional in the Sample and Hold modes.

### **7.3.3 Input Connections for 3 Channel Operation**

For three channel only applications, the unused inputs should be connected with 10k  $\Omega$  resistors to VCLP\_EXT to minimize noise coupling into the active inputs.



**Figure 22. Unused Input Connection**



## **Feature Description (continued)**

## **7.3.4 AFE References**

A low noise reference structure is incorporated in the LM98620.

Outputs (VREFTOUT approx. 2.23 V, VREFBOUT approx. 0.98 V) and inputs (VREFTIN1, VREFTIN2, VREFBIN1, VREFBIN2) are provided to allow decoupling capacitors to be connected. VREFTOUT should be connected to VREFTIN1 and VREFTIN2. VREFBOUT should be connected to VREFBIN1 and VREFBIN2. Recommended capacitance is 1.0 uF between the top and bottom reference source, with 0.1 uF to AGND from both the top and bottom reference source. Connection and decoupling capacitor traces should all be as short as possible, and digital signals should be kept away from this area. Internal connections from VREFTOUT to VREFTIN1,2 and VREFBOUT to VREFBIN1,2 are present to reduce the impedance between outputs and inputs, but external connections should still be used for the best performance.



**Figure 23. Reference Decoupling Example**

## **7.3.5 Offset Control**

Analog offset is provided before the ADC.

Two offset DACs are used to provide a coarse (CDAC) and fine (FDAC) offset that is applied prior to the CDS/SH stage.

- The offset CDAC (Coarse DAC) provides  $\pm 280$  mV with  $\pm 4$  bits of resolution in offset binary format.
- The offset FDAC (Fine DAC) provides  $\pm$  110 mV (Large FDAC range) or  $\pm$  59.5 mV (Small FDAC range) with ± 10 bits of resolution in offset binary format. The FDAC range is controlled by the FDAC range bit for each color channel, in Register 0x03h, bits 3, 4, 5.

<b>CDAC (5bit) OFFSET BINARY FORMAT</b>			FDAC (11 bit) OFFSET BINARY FORMAT			
Hex.	Dec.	Offset Voltage (mV)	Hex.	Dec.	Offset Voltage (mV)	Offset Voltage (mV)
1F	$+15$	$+280$	7FF	$+1023$	110	59.5
11	$+1$	$+18.67$	401	$+1$	0.108	0.058
10		0	400			
0F	—́	$-18.67$	3FF	—́	$-0.108$	$-0.058$
	$-15$	$-280$	0	$-1023$	$-110$	$-59.5$
	$-16$	$-280$		$-1024$	$-110$	$-59.5$

**Table 1. The Offset CDAC and Offset FDAC**

**NSTRUMENTS** 

EXAS

#### **Table 2. CDAC Step Sizes**



### **Table 3. FDAC Step Sizes**



### **7.3.6 Black Level Calibration (Offset)**

Black level correction may be performed through one of two available methods: automatic or manual.

### *7.3.6.1 Manual Offset Adjustment*

The manual method is intended for use with processing systems where the desired black level correction loop is external to the LM98620. In this mode the external processor controls the Black Level Offset registers.

Offset adjustment should be done using the average data from multiple Black pixels. The offset will be adjusted to set the Black pixel data as close as possible to the desired target value.

First the CDAC is adjusted until the error is reduced as much as possible given the CDAC step size for the current channel gain. (1 CDAC lsb = (16 to 320) ADC lsb depending on gain). Once the error is minimized with the CDAC, the FDAC is used to further converge the Black pixel data towards the target value.

After changing the channel gain, it may be desirable to repeat the offset adjustment.

#### *7.3.6.2 Automatic Offset Adjustment*

**Note**: During Automatic Offset Adjustment, the CDAC and FDAC register settings are Read Only.

During automatic black level calibration, the CDAC (coarse analog offset DAC) is used to bring the black level as close to the target as possible given the CDAC resolution.

Then the FDAC (Fine analog offset DAC) is applied to further converge the output to the desired black level target.

Two basic modes are available.

- CDAC and FDAC enabled Used to converge to accurate Black target level as quickly as possible.
- FDAC Only mode Used to maintain Black target level while avoiding large changes to offset. In FDAC only mode, the CDAC value is fixed, and the automatic adjustments only affect the FDAC.

CDAC and FDAC mode should be used to set the gain after power up and between scanning operations. FDAC Only mode should be used during scanning, to prevent large changes in offset from occurring in the image data.

Use of the automatic mode involves enabling the black level offset auto-calibration bit in the black level clamp control register through the serial interface.



The ADC output value is averaged over the programmed number of pixels and subtracted from the desired black level code stored in the target black level register. The result of the subtraction may then be integrated by a preset scaling factor, effectively smoothing any sharp transitions present in the black level signal, before the resulting calculated offset is finally applied. The offset integration scaling factor is stored in the black level loop control register. The integration scaling values range from offset/2 to offset/128.

High Speed mode can be enabled to provide rapid initial convergence, with slower, more accurate convergence to the target value. High Speed mode is enabled by setting Register 0x23, Bit  $1 = 1$ . The High Speed Mode offset integration value is set at Register 0x23, Bit 4. Two other parameters control the regions of operation around the target black value. The High Speed Mode Threshold and Hysteresis registers control the points where the transition from High Speed Mode to normal mode is made. When operating in High Speed Mode, the chip will transition to normal mode when Black Error < High Speed Threshold. When operating in Normal Mode, the chip will transition to High Speed Mode when Black Error > (High Speed Threshold + Hysteresis).

In automatic mode, the black level is determined from the ADC output during the Optical Black Pixels. The BLKCLP input pin is used to identify when the black pixels are being input to the IC. The rising edge of the BLKCLP input signal signals the beginning of the Optical Black Pixels. Alternatively, the Auto BLKCLP Pulse Generation (Register 0x23h, Bit 3) can be set to 1 to generate this signal internally. In that case, the BLKCLP pulse will begin 16 (6 channel mode) or 10 (3 channel mode) pixels after the falling edge of the CLPIN signal. Regardless of the source providing the BLKCLP start signal, the BLKCLP pulse duration is controlled by the Pixel Averaging setting in the BLKCLP\_CTRL Register (0x24h, Bits 5:3).



**Figure 24. Manual BLKCLP Example**

**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)**







**Note**: t<sub>BLKCLP</sub> is controlled by BLKCLP\_CTRL Register (0x24h, Bits 7:3)

### **Figure 25. Automatic BLKCLP Example**

## **7.3.7 Gain Control**

The PGA provides a range from 1x to 10x gain with 8 bits of resolution. The gain curve is nominally: Gain = 283/(283-M)

where

```
• M is the 8 bit gain setting value from 0 to 255. (1)
```
In addition, the CDS/SH stage provides a 1x or 2x gain, giving an overall channel gain or 1x to 20x (0 dB to 26 dB).



### **7.3.8 White Level Calibration (AGC - Automatic Gain Control)**



**Figure 26. White Level Calibration (AGC - Automatic Gain Control)**

During Automatic Gain Adjustment, the PGA and CDS/SH gain settings are Read Only.

The white calibration loop allows the LM98620 to automatically set the gain for the desired maximum ADC output. A digital input pin or configuration register bit is used to start the loop. This would normally be done once per page, or as needed for the particular system design. When triggered, the loop processes the output data during the defined white pixel range. The pixel range can be selected from a minimum of 1 pixel to a maximum of 65535 pixels. The starting pixel can be selected via the PK\_DET\_ST register at 0x2Ah, 0x2Bh and is referred to the rising edge of either the CLPIN or BLKCLP signal. The number of pixels is selected by the PK\_DET\_WID register at 0x2Ch, 0x2Dh.

During processing, a moving window average is performed. The size of the window is set by the PK\_AVE register at 0x29, Bits 2:0. The window size is adjustable from 1 (no averaging) to 32 pixels. As each window average is calculated, the value is compared to the previous Peak White value (at the start of the line, the initial Peak White value is set to 0). If the new average is larger than the previous Peak White value, the Peak White value is replaced with the new average value. The window position is then incremented by 1 pixel and the process is repeated until the window average has processed all PK\_DET\_WID pixels.

If the AGC\_ONB input is pulsed, the white calibration loop will operate for a fixed number of lines at the beginning of the scan. This duration is selected via the AGCDuration register at 0x2Eh Valid settings are from 1 to 255 decimal. A duration setting of 0 will cause the loop to not run.



**Figure 27. White Calibration Using AGC\_ONB**



When the AGC\_ONB input is pulsed, the register bit AGC\_ON is set. The AGC\_ON bit is cleared when the loop is terminated, which is when the number of lines allocated for the loop are exhausted. The AGC\_ONB pin should be asserted for minimum of two pixels and should be deasserted before the loop is complete and the AGC\_ON register bit is cleared.

Register 0x01, Bit 5 selects the polarity of the AGC\_ONB input. The default is 0 for active low.

When the AGC loop begins operation, the AGC STATUS at Register 0x33, will be automatically cleared (as long as the serial interface mode bit at Register 0x01, Bit 3 is set to 1, MCLK present). At the end of the AGC loop operation, the AGC STATUS register can be read to check that the loop successfully converged for all channels. The status value should be 0x00 to indicate no Convergence Errors.

While the AGC loop is operating, a timing source is needed to provide a consistent reference point at the beginning of each line of pixels. Register 0x28, Bit 5 is used to select either the CLPIN or BLKCLP as the timing source. If Bit  $5 = 0$ , the timing reference is the rising edge of CLPIN. If Bit  $5 = 1$ , the timing reference is the rising edge of BLKCLP. The register setting PK DET ST selects the number of pixel after this timing reference that pixel averaging begins. The register setting PK\_DET\_WID selects the number of pixels after PK\_DET\_ST that are processed.

The purpose of the white loop is to find the correct gain setting so the brightest white pixels are at a specific ADC code target. The target value is set in the AGCTargetMSB and AGCTargetLSB registers. The target value is calculated from the register value as shown:





#### **Table 4. White Loop Register Initialization**



## <span id="page-30-0"></span>**7.4 Device Functional Modes**

### **7.4.1 AFEPHASEn Details for SHP/SHD Input Mode**

The SHP (sample reference) and SHD (sample signal) inputs are combined with the selected AFEPHASEn signal to generate the internal CLAMP and SAMPLE signals respectively. The SHP signal is ANDed with AFEPHASEn. The SHD signal is ANDed with the inverted AFEPHASEn signal.

The best performance will be achieved by selecting the AFEPHASEn timing that has the high period completely overlapping the SHP input timing, and the low period completely overlapping the SHD timing.

### **7.4.2 AFEPHASEn Details for SAMPLE and HOLD Input Mode**

In Sample/Hold mode, the SAMPLE and HOLD inputs are used. The rising edge of SAMPLE defines the start of the sample control pulse, and the rising edge of HOLD defines the end of the sample control pulse. This sample control pulse is then gated by the low period of the AFEPHASEn signal to generate the resulting SAMPLE signal used internally.

The AFEPHASEn signal which has the low period completely overlapping the sample control pulse will give the best performance.

### **7.4.3 AFEPHASEn: 6 Channel and 3 Channel Modes**

In 6 Channel Mode, there are two full cycles of ADCCLK for each sensor pixel period. This allows the two AFE channels to be multiplexed into the single ADC. In this mode, there are 4 possible AFEPHASEn timings available.

In 3 Channel Mode, there is only one cycle of MCLK and ADCCLK per pixel period. Because of this, there are only 2 choices for AFEPHASEn, as shown in the following diagrams.

### **7.4.4 LM98620 AFEPHASE Synchronization**

There are three main modes of operation for the LM98620

- 1. 6 channel mode using ADC Rate MCLK Clock Doubler is bypassed
- 2. 6 channel mode using Pixel Rate MCLK Clock Doubler is used
- 3. 3 channel mode using Pixel Rate MCLK Clock Doubler is bypassed

In case #1, where an ADC rate (2x of pixel rate) clock is input, the LM98620 needs one additional signal to ensure synchronization between the internal sampling phases and the pixel rate input signal.

This synchronization is done using the CLPIN input signal in combination with MCLK. The CLPIN input generates an internal reset signal that sets the internal AFEPHASE state machine into a known relationship with MCLK and CLPIN. This ensures the AFEPHASE sampling is synchronized to the host sensor timing.

The following diagrams indicate the phase relationship between MCLK and AFEPHASE when CLPIN is used for synchronization:

**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)**



## **Device Functional Modes (continued)**



1) T = MCLK Period = 1/2 Pixel Period

2) Rising edge of SAMPLE must be at least 8 ns before rising edge of HOLD

3) Rising edge of HOLD can be up to  $t_{MCH}$  after rising edge of MCLK (AFEPHASE = 1,1)

4) In SH1a, SH1b modes, the rising edge of HOLD can be up to  $t_{HMC}$  before the rising edge of MCLK (AFEPHASE = 1,1)

5) In SH2 mode, HOLD can be up to  $t_{HMC}$  ns before the rising edge of MCLK (AFEPHASE=1,1) 6) CLPIN must be high or low for at least 2 input MCLK cycles

7) CLPIN is latched by the rising or falling edge of MCLK selectable by Register 0x04h, Bit 5.

## **Figure 28. 6 Channel Mode – ADC Rate MCLK**





### **Device Functional Modes (continued)**

1) T = MCLK Period = Pixel Period

- 2) Rising edge of SAMPLE must be at least 8 ns before rising edge of HOLD
- 3) Rising edge of HOLD can be up to t<sub>MCH</sub> after falling edge of MCLK (AFEPHASE = 1,1)

4) In SH1a,SH1b modes, the rising edge of HOLD can be up to  $t_{HMC}$  before the falling edge of MCLK (AFEPHASE = 1,1)

5) In SH2 mode, HOLD can be up to  $t_{HMC}$  before the rising edge of MCLK (AFEPHASE=1,1)

6) CLPIN must be high or low for at least 2 input MCLK cycles

7) CLPIN is latched by the rising or falling edge of MCLK selectable by Register 0x04h, Bit 5.

### **Figure 29. 6 Channel Mode – Pixel Rate MCLK**





1) T = MCLK Period = Pixel Period

2) Rising edge of SAMPLE must be at least 8 ns before rising edge of HOLD

3) Rising edge of HOLD can be up to  $t_{MCH}$  after falling edge of MCLK (AFEPHASE = 1,1)

 $4)$  In SH1a, SH1b modes, the rising edge of HOLD can be up to t<sub>HMC</sub> before the falling edge of MCLK (AFEPHASE = 1,1)

- 5) In SH2 mode, HOLD can be up to  $t_{HMC}$  before the rising edge of MCLK (AFEPHASE=1,1)
- 6) CLPIN must be high or low for at least 2 input MCLK cycles

7) CLPIN is latched by the rising or falling edge of MCLK selectable by Register 0x04h, Bit 5.

### **Figure 30. 3 Channel Mode – Pixel = ADC Rate MCLK**



## <span id="page-34-0"></span>**7.5 Programming**

### **7.5.1 Using Black Pixel Average**

In most applications, the Black Pixel Average bit should be set.

During loop operation, the ADC\_MAX or average maximum ADC value is found during the white pixels. The Black Pixel Average value is then subtracted from this ADC\_MAX value to find the present white value. This ADC\_WHT value is then used for comparison to the target white pixel value TARG\_WHT. This is done to eliminate the effects that changes in the system gain will have on the Black Pixel Average value. As gain is increased or decreased, the previously calibrated Black Pixel Average value will change also. When the white loop operation is complete, the gain is set to provide the proper white level referenced to the Black Pixel Average value. Then the Black Loop will be run once more to set the Black Pixel Average at the desired level, and the White level will still be calibrated to the proper level.

In addition, the following registers should be initialized before starting the loop:

### **Table 5. White Loop Register Initialization**



After all registers are initialized, the AGC\_ON bit (0x28h, b0) can be set, or the AGC\_ONB pin can be pulsed to start the white loop.

### <span id="page-35-1"></span>**7.5.2 Sample Timing Control**

Sample timing is controlled through the combination of the selected internal AFEPHASEn signal, and programmed internal sample timing signals. Optionally, external sampling timing signals can be applied on the SAMPLE/SHP and HOLD/SHD input pins.

The different input timing modes are selected by bits in Registers 0x00, 0x02, 0x04 and 0x05 as shown in [Table](#page-35-0) 6. Settings other than those shown are not valid:

<span id="page-35-0"></span>

**Table 6. Input Timing Modes**

(1) AFEPHASE bits should be set to "11" in SH3 mode

(2) AFEPHASE is automatically set by the HOLD input timing

(3) AFEPHASE synchronizes with CLPIN input

### **7.5.3 DLL Based Sample Timing Settings**

The internal DLL settings determine the position of internally generated sampling pulses. These pulses can only be used for the SH2b timing mode. The register bits to select sampling modes are shown in [Table](#page-35-0) 6.

Once SH2b mode is selected, the sample timing settings can be set. The timing settings consist of the following:

**AFEPHASE** – Register 0x02, Bits 3:2 – This sets the coarse sample timing framework with respect to the input MCLK. In 6 channel modes, there are 4 possible AFEPHASE settings. Each setting is offset from the adjacent ones by ¼ pixel period.



**Figure 31. 4 AFEPHASE Selections – Coarse Sample Timing Adjust – (Pixel Rate MCLK Shown)**



### **Sample Trailing Edge Position** – Register 0x36, Bits 4:0

This sets the end of the sampling pulse. There are 32 DLL settings within one AFEPHASE cycle or pixel period. The five bit values that correspond to these 32 settings as shown below:

**\*(Please note that the 5 bit digital code sequence has changed from that of sample silicon versions. Initial version had the MSbit inverted from a normal sequence. A0 silicon has a normal sequence from 00000 to 11111)**

- 00000: delay 0/32 of Tpixel from Pixel Clock
- 00001: delay 1/32 of Tpixel from Pixel Clock
- …
- 01111: delay 15/32 of Tpixel from Pixel Clock
- 10000: delay 16/32 of Tpixel from Pixel Clock
- …
- 11111: delay 31/32 of Tpixel from Pixel Clock



**Figure 32. 32 Possible Settings Within AFEPHASE Period**

## **7.5.4 Allowed Range of Sample Trailing Edge Settings (Typical)**

**NOTE:** The 5 bit digital code sequence has changed from that of sample silicon versions



## **Table 7. Sample Trailing Edge Settings**

**Sample Width** – Register 0x37, Bits 7:5

This selects the width of the Sampling pulse. To achieve rated performance, this parameter must be set to give a minimum of 8 ns width. The proper value can be calculated based on the operating frequency as follows:

Tbit =  $1/32 \times$  Tpixel

Min Width Setting = 8ns / Tbit

Min Width Setting = 8ns / (Tpixel/32) = 256 ns / Tpixel ns (rounded up to next even value)



### **Table 8. Minimum Width Settings**

### **7.5.5 External Sample Timing Inputs**

In modes SH1a and CDSa, the internal Sample or Clamp and Sample timing signals are generated from the selected AFEPHASEn signal.

In modes SH1b and CDSb, the input SHD or SHD and SHP signals are 'gated' by the internal AFEPHASEn signal to create the internal Sample and Clamp signals.

In mode SH2, the SAMPLE and HOLD timing signals are directly input to the sampling stage of the AFE. Subsequent stages are still clocked by the selected AFEPHASEn and MCLK.

In mode SH3, the SAMPLE and HOLD timing signals are directly input to the sampling stage of the AFE, and **are also used to set the internal AFEPHASE timing for subsequent stages**. In this mode, **CLPIN is not required to set the AFEPHASE timing.**

Please refer to the following timing diagrams to see the recommended relationship between the sample timing inputs and the internal AFEPHASEn signal.



#### **7.5.6 Test Mode Outputs**

In test mode, the internal CLAMP and SAMPLE (CDS Mode) or SAMPLE (S/H Mode) timing signals are output on the TESTO\_0 and TESTO\_1 pins. This enables easy confirmation of the actual internal timing configuration. The TESTO pins are enabled by setting Register 0x00h, Bit  $1, = 1$ . Otherwise these outputs are Tristate.

[Table](#page-38-0) 9 describes the signals present on the TESTO\_0 and TESTO\_1 outputs in the different timing modes:

<span id="page-38-0"></span>

#### **Table 9. Test Mode Outputs**

### **7.5.7 LVDS Data Output**

AFE data is output on a serialized LVDS interface. Several different serializing modes are available, with 5 or 6 pairs used for data transfer.

6 pair modes allow the use of the standard, DS90CR218A, or DS90CR364 deserializer ICs.

5 pair modes permit usage with a single 5 channel deserializer. In this mode, the unused data pair can be left open circuit to minimize power consumption and component cost. Also, to maximize layout flexibility, both TXCLK pairs are active. The unused TXCLK pair can be left open circuit to again minimize power consumption.

#### **7.5.8 LVDS Serialization**



**Figure 33. LVDS Serialization**

### **[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)**

SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**

Texas<br>Instruments





## **Table 10. Bit Formats (continued)**

## **7.5.9 Output Data Test Pattern Generation**

Special test patterns will be generated to help in testing data processing. Four basic types of waveform can be generated and they are:

- Fixed Pattern
- Horizontal Gradiation Pattern
- Vertical Gradiation Pattern (sub-scan)
- Lattice Pattern

By varying the parameters, waveforms of different timing and amplitude can be created. Parameters for the test patterns are programmable and the following registers are defined:





LINE INT: Test pattern output delay. This defines the delays in number of lines between Red to Green and Green to Blue. This sequence is fixed, R->G->B, and when this register is 0, all colors switch simultaneously. This delay is used only on the initial start and the sequence of colors is fixed.

### *7.5.9.1 Fixed Pattern*

Outputs fixed code in the TESTPLVL register during Valid Pixel range.

#### *7.5.9.2 Horizontal Gradation*

Code in the TESTPLVL is outputted initially in the PATW pixels of the Valid Pixel region, and then code is incremented by PATS value every PATW pixels for the rest of the active region. If the code reaches the maximum (less than or equal to 1023), it is reset to the initial value in TESTPLVL and pattern repeated. Same sequence is repeated for the all the lines.

### *7.5.9.3 Vertical Gradation*

Code in the TESTPLVL is outputted initially in the first PATW lines of the scan and fixed for all of the Valid Pixel region, and then the code is incremented by PATS value every PATW lines and the new code is applied during active region till the next increment. This is repeated till code reaches the maximum (less than or equal to 1023) then the code is reset to the initial value and the sequence repeated.

### *7.5.9.4 Lattice Pattern*

This is combination of Horizontal and Vertical Gradation pattern. Here the register PATW defines interval in pixels for horizontal scan and in lines for the vertical scan. At start of the test the output is set to PATS level for the whole first line and every line at PATW interval. In rest of the lines of the output goes to PATS for the first pixel then goes TESTPLVL for PATW-1 pixels, then goes back to PATS for one pixel and then to TESTPLVL for PATW-1 pixels, the cycle repeats till the end of line.

All test pattern generation continues once initiated by setting of PATSW till it is reset.













**Figure 36. Gradiation (Sub Scan) Pattern**

**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)** SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**







#### *7.5.9.5 Serial Interface*

The serial control interface is based on the common Microwire interface with a few specific timing details, as shown below. Bits A5, A4, A3, A2, A1, A0 select the configuration register currently being written to or read within the flat register space.

### **NOTE**

After the device is powered up and a stable MCLK in the range of FMCLK Min to Max is applied, the Serial Interface Mode (Register 0x01, Bit 3) must be set to 1 for Normal Operation.

### *7.5.9.6 Serial Write*



#### **Figure 38. Serial Write**

- The positive edge of SCLK is used to receive data on SDI.
- Last 15 bits of data before SEN toggled high will be loaded into AFE.
- A command whose length is less than 15 bits will be discarded.
- SDO will be Hi-Z during write operation.
- At the second cycle shown above, either read or write command is possible.
- The MODE bit must be "0" when writing to registers.
- A Write command consists of one MODE bit, 6 address bits and 8 data bits.
- While SEN is high, the AFE will accept either high or low with respect to SCLK and SDI.



### *7.5.9.7 Serial Read*



**Figure 39. Serial Read**

- The positive edge of SCLK is used to receive data on SDI.
- Last 15 bits of data before SEN goes high will be loaded.
- Command whose length is less than 15 bits will be discarded.
- Readout data will appear on SDO at the second cycle above.
- The readout data is clocked at the positive edge of SCLK.
- SDO is Hi-Z except when read out data appears on SDO.
- At the second cycle shown above, either read or write command is possible.
- The MODE bit must be "1" when reading from registers.
- A Read command will contain one MODE bit, 6 address bits and 8 dummy data bits which are ignored.
- While SEN is high, the AFE will accept either high or low with respect to SCLK and SDI.

## <span id="page-45-0"></span>**7.6 Register Maps**



## **Table 11. Configuration Registers Summary Table**



## **Register Maps (continued)**





**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)**

SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**











# Texas<br>Instruments







SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**



• 1: Divide-by-2 • 0: Divide-by-4/3

[1] = High Speed Mode Enable [0] = Auto black loop mode

[3] = Auto BLKCLP Pulse Generation (0:Disable, 1:Enable)

[2] = Auto black loop Enable (0:Disable. 1:Enable)

• 0: Update CDAC and FDAC Offset Corrections

• 1: Update FDAC offset correction only







**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)** SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**

Texas<br>Instruments







## **Table 12. Configuration Registers Details (continued)**

 $\overline{\phantom{a}}$ 

**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)** SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**

# **NSTRUMENTS**

Texas



## **Table 12. Configuration Registers Details (continued)**

## **Table 13. DLL Configuration Registers Summary Table**







## **Table 14. DLL Configuration Registers Details (Page 128)**

## <span id="page-57-0"></span>**8 Applications and Implementation**

## <span id="page-57-1"></span>**8.1 Application Information**

The white loop provides two different techniques for converging to the target value, Binary Search, and Incremental Search.

The Binary Search algorithm is intended to provide a rapid convergence to the target value. During initial operation, large changes in the channel gain are allowed. After each line, the allowed change is reduced significantly. For final convergence, the algorithm switches to the Incremental Search mode, to achieve low error.

The Incremental or Linear Search algorithm is intended to provide a low error, but will converge more slowly than the Binary method. The changes (if any) in channel gain are always done in 1 lsb increments to provide low overshoot and high accuracy of convergence.





## **8.2 Typical Applications**

<span id="page-58-0"></span>

<span id="page-58-1"></span>**Figure 40. Example Circuit**

**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)** SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**



### **8.2.1 Design Requirements**

See [Figure](#page-58-1) 40 for an example circuit and the required minimum circuitry around the LM98620.

- All power supply voltages should be provided from clean linear regulator outputs, NOT switching power supplies.
- Place 100  $\Omega$  termination resistors as close to RxIN+/- pins as possible.

## **8.2.2 Detailed Design Procedure**

- 1. 3.3 V Power for Analog, Digital, and LVDS supplies. It is recommended to use a common LDO regulator for all 3.3V supplies, using EMI filter devices and dedicated decoupling to isolate any noise between buses.
- 2. Input Timing Signals (Ground referenced logic signal with: 2.0 V < VHigh < 3.3 V)
	- (a) MCLK: Continuous clock signal at pixel rate or ADC rate of LM98620
	- (b) CLPIN: Once per scan line signal used to control initial of input clamp for DC restoration of AC coupled CCD input signals
	- (c) BLKCLP: Once per scan line signal used to indicate beginning of black pixels for Black (Offset) Level **Calibration**
	- (d) AGC\_ONB Input signal used to initiate start of White (Gain) Calibration
	- (e) SHP/SAMPLE: Once per pixel signal used to control pixel sample timing
	- (f) SHD/HOLD: Once per pixel signal used to control pixel sample timing
- 3. Optional General Purpose logic inputs. Can be used to transfer low speed digital status information from the imaging board to the data processing module

(a) GPI1-5

- 4. CCD signals at OS Inputs These are connected to the outputs from the CCD sensor emitter follower buffer circuits. The signals are AC coupled to the AFE inputs using 0.1 uF capacitors.
- 5. Serial control interface from data processing module to LM98620 (Ground referenced logic signal with: 2.0 V  $<$  V<sub>high</sub>  $<$  3.3 V):
	- (a) SENB Serial enable to LM98620
	- (b) SCLK Serial clock input to LM98620
	- (c) SDI Data input to LM98620
	- (d) SDO Data output from LM98620
- 6. Serialized LVDS data pairs connected to FPGA or LVDS deserializer chip on data processing module
- 7. Adjust and reconfigure the configuration register settings as needed



## **8.2.3 Application Performance Plots**







= 1.0 Remaining Gain of 2x in CDS  $= 10$  **Black** = Gain in dB  $= 0.300$  dB **Red** = Gain by Ratio



## <span id="page-61-0"></span>**9 Power Supply Recommendations**

## <span id="page-61-1"></span>**9.1 Over Voltage Protection on OS Inputs**

The OS inputs are protected from damage caused by transients from the sensor circuitry during power up/down. When the chip is not powered, or has just been powered up, the OS inputs are clamped to VBSSAB with PMOS devices. The protective clamp circuits are disabled by applying a high level to the OVPB input pin and setting the OVP enable bit to its default state of 0.

The maximum voltage and input current specifications for the OS inputs when OVP is enabled are the same as those listed in *Absolute [Maximum](#page-4-1) Ratings(1)* .

Positive input signals will be clamped by the internal switch through a diode to VSSA. Negative input signals will be clamped by the internal ESD protection diode to one diode drop below VSSD. Typically this will be about 0.7V below ground.



### **Table 15. Over Voltage Protection Input Clamping**

(1) Absolute maximum ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits.



## <span id="page-62-0"></span>**10 Layout**

## <span id="page-62-1"></span>**10.1 Layout Guidelines**

1. Use [Figure](#page-62-2) 42 configuration for powering the device.



**Figure 42. Recommended Setup for Powering Device**

- <span id="page-62-2"></span>2. Place decoupling cap(s) next to every supply pin to the ground plane close by.
- 3. Use a multi-layer boards as shown in [Figure](#page-63-1) 43 to ease routing, and to provide a low inductance ground plane.
- 4. Beware of via inductance and when necessary increase the number and / or diameter of vias to reduce inductance
- 5. Use ground plane "keep out" areas under sensitive nodes to minimize parasitic capacitance

**[LM98620](http://www.ti.com/product/lm98620?qgpn=lm98620)** SNAS426C –FEBRUARY 2008–REVISED MAY 2014 **[www.ti.com](http://www.ti.com)**



## **10.2 Layout Examples**

<span id="page-63-0"></span>

![](_page_63_Figure_5.jpeg)

<span id="page-63-1"></span>![](_page_63_Figure_6.jpeg)

![](_page_64_Picture_0.jpeg)

## <span id="page-64-0"></span>**11 Device and Documentation Support**

## <span id="page-64-1"></span>**11.1 Trademarks**

All trademarks are the property of their respective owners.

## <span id="page-64-2"></span>**11.2 Electrostatic Discharge Caution**

![](_page_64_Picture_7.jpeg)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## <span id="page-64-3"></span>**11.3 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

## <span id="page-64-4"></span>**12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

![](_page_65_Picture_0.jpeg)

www.ti.com 23-Apr-2014

## **PACKAGING INFORMATION**

![](_page_65_Picture_217.jpeg)

**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![](_page_66_Picture_0.jpeg)

# **PACKAGE OPTION ADDENDUM**

## **MECHANICAL DATA**

MTQF009A – OCTOBER 1994 – REVISED DECEMBER 1996

**PFC (S-PQFP-G80) PLASTIC QUAD FLATPACK**

![](_page_67_Figure_4.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

![](_page_68_Picture_1641.jpeg)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated

![](_page_69_Picture_0.jpeg)

# Authorized Distribution Brand:

![](_page_69_Picture_2.jpeg)

# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

#### Sales:  $\mathbf{w}$

- Direct +86 (21) 6401-6692
- Email amall@ameya360.com
- QQ 800077892
- Skype ameyasales1 ameyasales2

# Customer Service:

Email service@ameya360.com

#### Partnership:  $\mathcal{P}^{\mathcal{C}}$

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com