



Low-Power Dual Digital Isolators

Check for Samples: ISO7421E-Q1

FEATURES

- Qualified for Automotive Applications
- · AEC-Q100 Qualified with the following results:
 - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H3A
 - Device CDM ESD Classification Level C4
- Propagation Delay Less Than 20 ns
- Low Power Consumption
- Wide Ambient Temperature: –40°C to 125°C
- Safety and Regulatory Approvals
 - 4 kV peak Maximum Isolation, 2.5 kVrms per UL 1577, IEC/VDE and CSA Approved, IEC 60950-1, IEC 61010-1 End Equipment Standards Approved. All Approvals Pending.
- 50 kV/µs Transient Immunity Typical
- Operates From 3.3 V or 5 V Supply and Logic Levels

APPLICATIONS


- Opto-Coupler Replacement in:
 - Servo Control Interface
 - Motor Control
 - Power Supply
 - Battery Packs

DESCRIPTION

The ISO7421E-Q1 provides double galvanic isolation of up to 2.5 KVrms for 1 minute per UL. This digital isolator has two isolation channels in a bi-directional configuration. Each isolation channel has a logic input and output buffer separated by a silicon oxide (SiO₂) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

The devices have TTL input thresholds and require two supply voltages, 3.3 V or 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply.

Note: The ISO7421E-Q1 is specified for signaling rates up to 50 Mbps. Due to their fast response time, under most cases, these devices will also transmit data with much shorter pulse widths. Designers should add external filtering to remove spurious signals with input pulse duration < 20 ns if desired.



NC = No Internal Connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Table 1. PIN DESCRIPTIONS

	PIN	1/0	DESCRIPTION		
NAME	ISO7421E-Q1	- I/O	DESCRIPTION		
INA	13	I	Input, channel A		
INB	5	_	Input, channel B		
GND1	1, 7	_	Ground connection for V _{CC1}		
GND2	9, 16	0	Ground connection for V _{CC2}		
OUTA	4	0	Output, channel A		
OUTB	12	-	Output, channel B		
V _{CC1}	14	-	Power supply, V _{CC1}		
V _{CC2}	14	-	Power supply, V _{CC2}		
NC	2, 6, 8, 10, 11, 15		No Connect Pin		

DEVICE FUNCTION TABLE

INPUT SIDE (VCC) ⁽¹⁾	OUTPUT SIDE (VCC)(1)	INPUT (IN) ⁽¹⁾	OUTPUT (OUT) ⁽¹⁾
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	X	Н

⁽¹⁾ PU = Powered Up (V_{CC} ≥ 3.15V); PD = Powered Down (V_{CC} ≤ 2.4V); X = Irrelevant; H = High Level; L = Low Level

AVAILABLE OPTIONS

PRODUCT	RATED T _A	MARKED AS	ORDERING NUMBER
ISO7421E-Q1	-40°C to 125°C	ISO7421EQ	ISO7421EQDWRQ1

ABSOLUTE MAXIMUM RATINGS(1)

					VAI	LUE	UNIT
					MIN	MAX	
V _{CC}	Supply voltage	(2), V _{CC1} , V _{CC2}			-0.5	6	V
VI	Voltage at IN, 0	DUT			-0.5	6	V
Io	Output Current					±15	mA
FCD	Electrostatic	Human Body Model	AEC-Q100 Classification Level H3A	A II		4	kV
ESD	discharge	Charged Device Model	AEC-Q100 Classification Level C4	All pins		1	kV
T _J	Maximum junct	ion temperature		·		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	ISO7421E-Q1	LINUTO
	THERMAL METRIC"	DW (16 Pins)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	79.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	44.6	
θ_{JB}	Junction-to-board thermal resistance	51.2	9 0 AA4
Ψлт	Junction-to-top characterization parameter	18.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.2	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	
P _D	Device power dissipation, Vcc1 = Vcc2 = 5.25 V, T_J = 150 °C, C_L = 15 pF, Input a 0.5 MHz 50 % duty cycle square wave	42	mW

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage - 3.3V Operation	3.15	3.3	3.45	V
	Supply voltage - 5V Operation	4.75	5	5.25	
I _{OH}	High-level output current	-4			mA
I _{OL}	Low-level output current			4	mA
V _{IH}	High-level output voltage	2		V_{CC}	V
V_{IL}	Low-level output voltage	0		0.8	V
T _A	Ambient Temperature	-40		125	°C
T _J ⁽¹⁾	Junction temperature	-40		136	°C
1/t _{ui}	Signaling rate	0		50	Mbps
t _{ui}	Input pulse duration	1			μs

⁽¹⁾ To maintain the recommended operating conditions for T_J, see the *Package Thermal Characteristics* table and the *Icc Equations* section of this data sheet



 V_{CC1} and V_{CC2} at 5 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	-	TEST CONDITIONS	MIN	TYP	MAX	UNIT
W	High level output voltage	$I_{OH} = -4 \text{ mA}$; S	See Figure 1	V _{CC} -0.8	4.6		V
V _{OH}	High-level output voltage	$I_{OH} = -20 \mu A;$	See Figure 1	V _{CC} -0.1	5		V
.,	Law law law taut wallang	I _{OL} = 4 mA; Se	ee Figure 1		0.2	0.4	V
V_{OL}	Low-level output voltage	$I_{OL} = 20 \mu A; Se$	ee Figure 1		0	0.1	V
V _{I(HYS)}	Input threshold voltage hysteresis				400		mV
I _{IH}	High-level input current	INIV et O V er V	1			10	μΑ
I_{IL}	Low-level input current	INx at 0 V or V	CC	-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 \	/; See Figure 3	25	50		kV/μs
SUPPL	Y CURRENT (All inputs switching w	ith square wave	e clock signal for dynamic I _{CC}	measurement)			
ı	ISO7420x						
I _{CC1}		DC to 1 Mhns	DC Input: $V_I = V_{CC}$ or 0 V		0.4	8.0	
I_{CC2}			AC Input: C _L = 15 pF		3.4	5	
I _{CC1}		10 Mbps	10 Mbps		0.6	0.6 1	
I _{CC2}	Supply surrent for V and V	10 Mbps			4.5	6	mA
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	25 Mbps	C _L = 15 pF		1	1.5	ША
I_{CC2}		25 IVIDPS	OL = 15 pr		6.2	8	
I _{CC1}		50 Mbps			1.7	2.5	
I_{CC2}		30 Mbps			9	12	
	ISO7421x						
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		2.3	3.6	
I _{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		2.3	3.6	
I _{CC1}		10 Mbps			2.9	4.5	
I _{CC2}	Supply surrent for V and V	TO IVIDPS			2.9	4.5	mA
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	OF Mhno	C 15 pF		4.3	6	mA
I _{CC2}		25 Mbps	C _L = 15 pF		4.3	6	
I _{CC1}		FO Mbac			6	9.1	
I _{CC2}		50 Mbps			6	9.1	

SWITCHING CHARACTERISTICS

 V_{CC1} and V_{CC2} at 5 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 1		9	14	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			0.3	3.7	ns
t _{sk(pp)}	Part-to-part skew time				4.9	ns
t _{sk(o)}	Channel-to-channel output skew time				3.6	ns
t _r	Output signal rise time	See Figure 1		1		ns
t _f	Output signal fall time			1		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

(1) Also known as pulse skew.



 V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5%, $T_A = -40$ °C to 105°C

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT		
		$I_{OH} = -4 \text{ mA};$	5-V side	V _{CC} -0.8	4.6				
V_{OH}	High-level output voltage	See Figure 1	3.3-V side	V _{CC} -0.4	3		V		
		$I_{OH} = -20 \mu A; S$	See Figure 1	V _{CC} -0.1	V _{CC}				
\ /	Laurelaurel autorit valtage	I _{OL} = 4 mA; See	e Figure 1		0.2	0.4	V		
V_{OL}	Low-level output voltage	I _{OL} = 20 μA; Se	ee Figure 1		0	0.1	V		
V _{I(HYS)}	Input threshold voltage hysteresis				400		mV		
I _{IH}	High-level input current	INIX at 0 1/ or 1/				10	μΑ		
I _{IL}	Low-level input current	INx at 0 V or V _{CC}		-10			μΑ		
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V	; See Figure 3	25	40		kV/µs		
SUPPL	Y CURRENT (All inputs switching w	ith square wave	clock signal for dynamic I _{CC}	measurement))				
	ISO7420x								
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		0.4	8.0			
I _{CC2}		10 Mbps	AC Input: C _L = 15 pF		2.6	3.7			
I _{CC1}			10 Mbps	10 Mbps			0.6	1	
I _{CC2}	Supply current for V _{CC1} and V _{CC2}				3.3	4.3	mA		
I _{CC1}	Supply current for v_{CC1} and v_{CC2}		25 Mbps	$C_1 = 15 \text{ pF}$		1	1.5	IIIA	
I _{CC2}			OL = 15 pr		4.4	5.6			
I _{CC1}		50 Mbps			1.7	2.5			
I_{CC2}		50 Mishs			6.2	7.5			
	ISO7421x								
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		2.3	3.6			
I_{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		1.8	2.8			
I _{CC1}		10 Mbps			2.9	4.5			
I _{CC2}	Supply ourrent for \/ and \/	10 Mbps			2.2	3.2	m Λ		
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	25 Mbps	C _L = 15 pF		4.3	6	mA		
I _{CC2}		20 Minh2	ΟΓ = 19 hL		2.8	4.1			
I _{CC1}		50 Mbps			6	9.1			
I _{CC2}		50 Mbps			3.8	5.8			

SWITCHING CHARACTERISTICS

 V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5%, T_A = -40°C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 1		10	17	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			0.5	5.6	ns
t _{sk(pp)}	Part-to-part skew time				6.3	ns
t _{sk(o)}	Channel-to-channel output skew time				4	ns
t _r	Output signal rise time	See Figure 1		2		ns
t _f	Output signal fall time			2		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

(1) Also known as pulse skew.



 V_{CC1} at 3.3 V ± 5%, V_{CC2} at 5 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT		
		$I_{OH} = -4 \text{ mA};$	5-V side	V _{CC} -0.8	4.6				
V_{OH}	High-level output voltage	See Figure 1	3.3-V side	V _{CC} -0.4	3		V		
		$I_{OH} = -20 \mu A; S$	See Figure 1	V _{CC} -0.1	V _{CC}				
V	I am laval autout valtana	I _{OL} = 4 mA; See	e Figure 1		0.2	0.4	V		
V_{OL}	Low-level output voltage	$I_{OL} = 20 \mu A$; Se	e Figure 1		0	0.1	V		
V _{I(HYS)}	Input threshold voltage hysteresis				400		mV		
I _{IH}	High-level input current	INIV at 0 1/ or 1/				10	μΑ		
I _{IL}	Low-level input current	INx at 0 V or V _{CC}		-10			μΑ		
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V	; See Figure 3	25	40		kV/µs		
SUPPL	Y CURRENT (All inputs switching w	ith square wave	clock signal for dynamic I _{CC}	measurement)					
•	ISO7420x								
I _{CC1}		DC to 1 Mbps A 10 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		0.2	0.4			
I _{CC2}			AC Input: $C_L = 15 \text{ pF}$		3.4	5			
I _{CC1}					0.4	0.6			
I_{CC2}	Supply current for V and V					4.5	6	mA	
I _{CC1}	Supply current for V _{CC1} and V _{CC2}			25 Mbps		C - 15 pF		0.6	0.9
I_{CC2}			C _L = 15 μr		6.2	8			
I _{CC1}		50 Mbps			1	1.3			
I_{CC2}		50 Mibbs			9	12			
	ISO7421x								
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		1.8	2.8			
I_{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		2.3	3.6			
I _{CC1}		10 Mbps			2.2	3.2			
I _{CC2}	Supply current for V	10 Minh2			2.9	4.5	mΛ		
I _{CC1}	Supply current for V _{CC1} and V _{CC2}	25 Mbps	C _L = 15 pF		2.8	4.1	mA		
I _{CC2}		20 IVIDPS	OL = 19 hL		4.3	6			
I _{CC1}		50 Mbps			3.8	5.8			
I _{CC2}		50 Mbps			6	9.1			

SWITCHING CHARACTERISTICS

 V_{CC1} at 3.3 V ± 5%, V_{CC2} at 5 V ± 5%, T_A = –40°C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 1		10	17	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			0.5	4	ns
t _{sk(pp)}	Part-to-part skew time				8.5	ns
t _{sk(o)}	Channel-to-channel output skew time				4	ns
t _r	Output signal rise time	See Figure 1		2		ns
t _f	Output signal fall time			2		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

(1) Also known as pulse skew.

Submit Documentation Feedback



 V_{CC1} and V_{CC2} at 3.3 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	-	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
\/	Lligh lovel output voltage	$I_{OH} = -4 \text{ mA}$; S	See Figure 1	V _{CC} -0.4	3		V	
V_{OH}	High-level output voltage	$I_{OH} = -20 \mu A;$	See Figure 1	V _{CC} -0.1	3.3		V	
.,	Law law law taut wallang	I _{OL} = 4 mA; Se	e Figure 1		0.2	0.4		
V_{OL}	Low-level output voltage	$I_{OL} = 20 \mu A; Se$	ee Figure 1		0	0.1	V	
V _{I(HYS)}	Input threshold voltage hysteresis				400		mV	
I _{IH}	High-level input current	INIV at 0 1/ or 1/	1				μΑ	
I _{IL}	Low-level input current	INx at 0 V or V	CC	-10			μΑ	
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 \	/; See Figure 3	25	40		kV/µs	
SUPPL	Y CURRENT (All inputs switching w	ith square wave	clock signal for dynamic I _{CC}	measurement)				
	ISO7420x							
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		0.2	0.4		
I_{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		2.6	3.7		
I _{CC1}		10 Mbps			0.4	0.6		
I _{CC2}	Supply current for V _{CC1} and V _{CC2}	TO MIDPS			3.3	4.3	mA	
I _{CC1}	Supply current for v_{CC1} and v_{CC2}	25 Mbns	25 Mbps	C _L = 15 pF		0.6	0.9	ША
I_{CC2}		23 Mibbs	νωρ's CL = 13 μι		4.4	5.6		
I _{CC1}		50 Mbps			1	1.3		
I _{CC2}		30 Mbps			6.2	7.5		
	ISO7421x							
I _{CC1}		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V		1.8	2.8		
I _{CC2}		DC to 1 Mbps	AC Input: C _L = 15 pF		1.8	2.8		
I _{CC1}		10 Mbps			2.2	3.2		
I_{CC2}	Supply current for V _{CC1} and V _{CC2}	το ινιορο			2.2	3.2	mA	
I _{CC1}	Supply current for VCC1 and VCC2	25 Mbps	C _L = 15 pF		2.8	4.1	IIIA	
I_{CC2}		20 Ινίορο	Ο_ = 13 μι		2.8	4.1		
I _{CC1}		50 Mbps			3.8	5.8		
I_{CC2}		30 IVIDPS			3.8	5.8		

SWITCHING CHARACTERISTICS


 V_{CC1} and V_{CC2} at 3.3 V ± 5%, $T_A = -40$ °C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH},t_{PHL}	Propagation delay time	See Figure 1		12	20	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}			1	5	ns
t _{sk(pp)}	Part-to-part skew time				6.8	ns
t _{sk(o)}	Channel-to-channel output skew time				5.5	ns
t _r	Output signal rise time	See Figure 1		2		ns
t _f	Output signal fall time			2		ns
t _{fs}	Fail-safe output delay time from input power loss	See Figure 2		6		μs

(1) Also known as pulse skew.




PARAMETER MEASUREMENT INFORMATION




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3ns, $t_f \leq$ 3ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 3. Common-Mode Transient Immunity Test Circuit



DEVICE INFORMATION

PACKAGE CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	8.34			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	8.1			mm
СТІ	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	≥400			V
	Minimum internal gap (Internal Clearance)	Distance through the insulation	0.014			mm
R _{IO}	Isolation resistance, input to output ⁽¹⁾	Input to output, $V_{\rm IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
C _{IO}	Barrier capacitance input to output ⁽¹⁾	$V_{IO} = 0.4 \sin(2\pi ft), f = 1 \text{ MHz}$		2		pF
Cī	Input capacitance to ground (2)	$V_1 = V_{CC}/2 + 0.4 \sin(2\pi ft), f = 1 \text{ MHz}, V_{CC} = 5 \text{ V}$		2		pF

⁽¹⁾ All pins on each side of the barrier tied together creating a two-terminal device.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic Isolation Group	Material Group	II
	Rated mains voltages <= 150 Vrms	I - IV
Installation Classification	Rated mains voltages <= 300 Vrms	I - IV
	Rated mains voltages <= 400 Vrms	I - III

Copyright © 2012, Texas Instruments Incorporated

⁽²⁾ Measured from input pin to ground.



INSULATION CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
V _{IORM}	Maximum working insulation voltage		1414	Vpeak
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, $t = 10 \text{ s}$, Partial discharge < 5 pC	2262	
V_{PR}	Input to output test voltage	Method b1, $V_{PR} = V_{IORM} \times 1.875$, t = 1 s (100% Production test) Partial discharge < 5 pC	2651	Vpeak
		After Input/Output Safety Test Subgroup 2/3, V _{PR} = V _{IORM} x 1.2, t = 10 s, Partial discharge < 5 pC	1697	
V _{IOTM}	Transient overvoltage	t = 60 sec (qualification)	4242	Vpeak
.,	la eletica valta na a a l II	V _{TEST} = V _{ISO} , t = 60 sec (qualification)	2500	\/
V_{ISO}	Isolation voltage per UL	t = 1 sec (100% production)	3000	Vrms
R _S	Insulation resistance	V _{TEST} = 500 V at T _S = 150°C	>10 ⁹	Ω
	Pollution degree		2	

REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program
File Number: pending	File Number: pending	File Number: E181974

IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
la Cafatu innut autout as aunaly ause		$\theta_{JA} = 212^{\circ}\text{C/W}, V_{I} = 5.5 \text{ V}, T_{J} = 170^{\circ}\text{C}, T_{A} = 25^{\circ}\text{C}$			112	A
IS	Safety input, output, or supply current	θ_{JA} =212°C/W, V_I = 3.6 V, T_J = 170°C, T_A = 25°C			171	mA
Ts	Maximum Case Temperature				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

Submit Documentation Feedback






Figure 4. DW-16 Theta-JC Thermal Derating Curve per IEC 60747-5-2




Figure 5. Typical ISO7421E-Q1 Application Circuit

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 6. I/O Schematic



TYPICAL CHARACTERISTICS

G005

INPUT VOLTAGE SWITCHING THRESHOLD vs FREE-AIR TEMPERATURE 1.6 Input Voltage Switching Threshold - V 1.5 VIT+ 5 V 1.4 VIT+, 3.3 V 1.3 1.2 1.1 VIT-, 5 V 1.0 VIT-. 3.3 V 0.9 8.0 -55 -35 -15 5 45 65 85 105 125 25

 T_A – Free-Air Temperature – °C Figure 7.




Figure 8.






Figure 9.

LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




Figure 10.

Submit Documentation Feedback



REVISION HISTORY

CI	hanges from Revision A (March 2012) to Revision B	Page
•	Changed signaling rate info from 1 to 50 Mbps.	1
•	Changed Signaling rate max value from 1 to 50 Mbps, centered 0 in the min column.	3
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 8.5 max value to 9.1.	4
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 8.5 max value to 9.1 and changed 5.5 max value to 5.8.	5
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 5.5 max value to 5.8 and changed 8.5 max value to 9.1.	6
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, changed 5.5 max value to 5.8.	7



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
ISO7421EQDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7421EQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7421E-Q1:

Catalog: ISO7421E





11-Apr-2013

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jun-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7421EQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jun-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7421EQDWRQ1	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com